

Qualcomm Technologies International, Ltd.

#### Confidential and Proprietary – Qualcomm Technologies International, Ltd.

(formerly known as Cambridge Silicon Radio Ltd.)

NO PUBLIC DISCLOSURE PERMITTED: Please report postings of this document on public servers or websites to: DocCtrlAgent@qualcomm.com.

**Restricted Distribution:** Not to be distributed to anyone who is not an employee of either Qualcomm Technologies International, Ltd.or its affiliated companies without the express approval of Qualcomm Configuration Management.

Not to be used, copied, reproduced, or modified in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm Technologies International, Ltd.

Any software provided with this notice is governed by the Qualcomm Technologies International, Ltd. Terms of Supply or the applicable license agreement at https://www.csrsupport.com/CSRTermsandConditions.

Qualcomm is a trademark of Qualcomm Incorporated, registered in the United States and other countries. All Qualcomm Incorporated trademarks are used with permission. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

© 2015 Qualcomm Technologies International, Ltd. All rights reserved.

Qualcomm Technologies International, Ltd. Churchill House Cambridge Business Park Cambridge, CB4 0WZ United Kingdom

# CSR

# Features

- Bluetooth<sup>®</sup> v4.2 specification compliant
- 80 MHz RISC MCU and 80 MIPS Kalimba DSP
- High-performance stereo codec with 1 microphone input (shared with line input) and 1 digital microphone (MEMS) interface
- Radio includes integrated balun with RF performance of 9 dBm (typ) transmit power and -90.5 dBm (typ) BDR receiver sensitivity
- AVRCP v1.6
- TrueWireless Stereo (TWS)
- User and manufacturer configurable EQs
- Wideband speech supported by HFP v1.6 and mSBC codec
- CSR's latest cVc technology for narrowband and wideband voice connections including wind noise reduction
- Multipoint support for A2DP connection to 2 A2DP sources for music playback
- Secure simple pairing, CSR's proximity pairing and CSR's proximity connections
- Serial interfaces: USB 2.0, UART, I<sup>2</sup>C and SPI
- Audio interfaces: PCM/I<sup>2</sup>S, SPDIF input, analogue/ stereo line and digital microphone
- aptX, aptX Low Latency, SBC and AAC decoder support
- Wired audio support
- Integrated dual switch-mode regulators, linear regulators and battery charger
- External crystal load capacitors not required for typical crystals
- 3 LED outputs (RGB)
- 68-lead QFN 8 x 8 x 0.9 mm 0.4 mm pitch
- Green (RoHS compliant and no antimony or halogenated flame retardants)

# **General Description**

CSRA64215 QFN is a single-chip Bluetooth ROM audio solution for rapid evaluation and development of Bluetooth ROM stereo applications.

The CSRA64215 QFN consumer audio platform for wired and wireless applications using the QFN package integrates an ultra-low power DSP and application processor, high-performance stereo codec, a power management subsystem and LED drivers.

The CSR configuration tools and the development kit provide a flexible and powerful development platform to design advanced and high-quality Bluetooth stereo products using the CSRA64215 QFN single-chip Bluetooth audio solution.

# BlueCore<sup>™</sup> CSRA64215 QFN

CSRA64215 Stereo ROM Solution with aptX™


> 1-mic cVc™ Hands-free Audio Enhancement

> > Fully Qualified Single-chip Bluetooth<sup>®</sup> v4.2 System

> > > Production Information

CSRA64215A11

Issue 3



# **Applications**

- Stereo speakers
- Speakerphones

The enhanced Kalimba DSP coprocessor with 80 MIPS supports enhanced audio and DSP applications.

The integrated audio codec supports stereo input and output with 1-mic cVc hands-free input, 1 digital microphone (MEMS) interface, as well as a variety of audio standards.



# Ordering Information

		Package			
Device	Туре	Size	Shipment Method	Order Number	
CSRA64215 Stereo ROM Solution with aptX	QFN-68-lead (Pb free)	8 x 8 x 0.9 mm 0.4 mm pitch	Tape and reel	CSRA64215A11-IQQF-R	

#### Note:

CSRA64215 QFN is a ROM-based device where the product code has the form CSRA64215Axx. Axx is the specific ROM-variant, A11 is the ROM-variant for CSRA64215 Stereo ROM Solution with aptX.

Minimum order quantity is 2kpcs taped and reeled.

**Supply chain:** CSR's manufacturing policy is to multisource volume products. For further details, contact your local sales account manager or representative.

### Contacts

General information Information on this product Customer support for this product Details of compliance and standards Help with this document www.csr.com sales@csr.com www.csrsupport.com product.compliance@csr.com comments@csr.com

# CSRA64215 Stereo ROM Solution with aptX Development Kit Ordering Information

Description	Order Number
CSRA64215 Stereo ROM Solution with aptX Audio Development Kit	DK-64215-10258-1A





# **Device Details**

#### **Bluetooth low energy**

- Bluetooth low energy radio
- **Bluetooth Radio**
- On-chip balun (50 Ω impedance)
- No production trimming of external components
- Bluetooth v4.2 specification compliant

#### **Bluetooth Transmitter**

- 9 dBm (typ) RF transmit power with level control
- Class 1, Class 2 and Class 3 support, no external PA or TX/RX switch required

#### **Bluetooth Receiver**

- -92.0 dBm (typ) π/4 DQPSK receiver sensitivity and
   -82.0 dBm (typ) 8DPSK receiver sensitivity
- Integrated channel filters
- Digital demodulator for improved sensitivity and cochannel rejection
- Real-time digitised RSSI available to application
- Fast AGC for enhanced dynamic range
- Channel classification for AFH

#### **Bluetooth Synthesiser**

- Fully integrated synthesiser requires no external VCO, varactor diode, resonator or loop filter
- Compatible with crystals 16 MHz to 32 MHz

#### Kalimba DSP

- Enhanced Kalimba DSP coprocessor, 80 MIPS, 24-bit fixed point core
- 2 single-cycle MACs: 24 x 24-bit multiply and 56-bit accumulator
- 32-bit instruction word, dual 24-bit data memory
- 6K x 32-bit program RAM including 1K instruction cache for executing out of internal ROM
- 16K x 24-bit + 16K x 24-bit 2-bank data RAM Audio Interfaces
- PCM/I<sup>2</sup>S interface
- SPDIF input (uncompressed PCM only)
- Stereo audio ADC with line input
- Stereo audio DAC
- Supported sample rates of 8, 11.025, 16, 22.05, 32, 44.1, 48 and 96 kHz (DAC only)

#### **Auxiliary Features**

Crystal oscillator with built-in digital trimming
 Package Option

68-lead QFN 8 x 8 x 0.9 mm 0.4 mm pitch

#### Physical Interfaces

- UART interface for debug
- USB 2.0 (full-speed) interface, including USB BC1.2 charger detection
- 4-bit SPI flash memory interface
- SPI interface for debug and programming
- I<sup>2</sup>C master for amp control
- Up to 14 general purpose PIOs
- 3 LED drivers (includes RGB) with PWM flasher independent of MCU

#### Integrated Power Control and Regulation

- Automatic power switching to charger when present
- 2 high-efficiency switch-mode regulators with 1.8 V and 1.35 V outputs direct from battery supply
- 3.3 V linear regulator for USB supply
- Low-voltage linear regulator for internal digital circuits
- Low-voltage linear regulator for internal analogue circuits
- Power-on-reset detects low supply voltage
- Power management includes digital shutdown and wake-up commands for ultra-low power modes

#### **Battery Charger**

- Lithium ion / Lithium polymer battery charger
   Instant-on function automatically selects the power supply between battery and USB, which enables operation even if the battery is fully discharged
- Fast charging support up to 200 mA with no external components. Higher charge currents using external pass device.
- Supports USB charger detection
- Support for thermistor protection of battery pack
- Support to enable end product design to PSE law:
  - Design to JIS-C 8712/8714 (batteries)
  - Testing based on IEEE 1725

#### Baseband and Software

- Internal ROM
- Memory protection unit supporting accelerated VM
- 56 KB internal RAM, enables full-speed data transfer, and full piconet support
- Logic for forward error correction, header error control, access code correlation, CRC, demodulation, encryption bit stream generation, whitening and transmit pulse shaping



# CSRA64215 Stereo ROM Solution with aptX Details

#### **Bluetooth Profiles**

- Bluetooth v4.2 specification support
- A2DP v1.3
- AVRCP v1.6
- HFP v1.6
- HSP v1.2
- DI v1.3

#### **Music Enhancements**

- aptX, aptX Low Latency, SBC and AAC
- TrueWireless Stereo (TWS)
- Configurable Signal Detection to trigger events
- Up to 10 stages of Speaker Parametric EQ
- Up to 6 banks of 5 stages of User Parametric EQ for music playback (user, rock, pop, classical, jazz, etc)
- MeloD™ Expansion 3D stereo widening and phase shifting effect
- Volume Control
- Compander to compress or expand the dynamic range of the audio
- Post Mastering to improve DAC fidelity
- Volume Boost
- **Additional Functionality**
- Support for multi-language programmable audio prompts
- CSR's proximity pairing and CSR's proximity connection
- Multipoint support for A2DP connection to 2 A2DP sources for music playback
- Talk-time extension

#### CSRA64xxx ROM Series Configuration Tool

Configures the CSRA64215 stereo ROM solution with aptX software features:


- Bluetooth v4.2 specification features
- Reconnection policies, e.g. reconnect on power-on
- Audio features, including default volumes
- Button events: configuring button presses and durations for certain events, e.g. double press on PIO for last number redial
- LED indications for states, e.g. device connected, and events, e.g. power on
- Indication tones for events and ringtones
- Battery divider ratios and thresholds, e.g. thresholds for battery low indication, full battery etc.

### Advanced Multipoint settings

#### CSRA64215 Stereo ROM Solution with aptX Development Kit

- Example CSRA64215 QFN module design Considered
- Carrier board
- Output stage: headphone amplifier
   Interface adapters and cables

# **Functional Block Diagram**



G-TW-0014411.3.2



# **Document History**

Revision	Date	Change Reason
Issue 1	04 FEB 15	Original publication of this document.
Issue 2	29 JUL 15	<ul> <li>Updates include:</li> <li>Updated product code and document year, and changed status to Engineering Sample.</li> <li>Updated Bluetooth version to v4.2.</li> <li>Added aptX-LL.</li> <li>Corrected notes in Package Dimensions section.</li> <li>Removed sentence about EDR from RF Receiver section.</li> <li>Table 7.1: Added PIO[21,18:16].</li> <li>Updated PS Key name in UART section.</li> <li>Deleted Machine Model ESD document from Document References section.</li> <li>Updated SMPS images.</li> <li>Correct pin name in RF Ports section.</li> <li>Updated schematics.</li> <li>Added Inductor Choice section.</li> <li>Updated text in the Reset section.</li> <li>Updated text in the Reset section.</li> <li>Added entries and updated values in Absolute Maximum Ratings and Recommended Operating Conditions.</li> <li>Removed incorrect PIO definition from Terms and Definitions section.</li> <li>Functional Block Diagram updated to remove mention of I2C Slave.</li> <li>Section 15 aptX sentence changed from 'encoder' to 'decoder' and include mention of AAC support.</li> <li>6th Generation cVc changed to 8th Generation throughout.</li> <li>Section 15.3.5 screenshot updated and 'hard limiter' support added.</li> <li>References to 1-mic cVc changed to 1-mic cVc hands-free throughout.</li> <li>Power consumption table modified to remove unwanted cVc entries.</li> </ul>
Issue 3	04 NOV 15	<ul> <li>Changes include:</li> <li>Minor correction to Functional Block Diagram.</li> <li>Removed footnotes in Electrical Characterisation.</li> <li>Different text in footer, including Production status.</li> <li>Updated QFN reel image.</li> <li>Updated Development Kit ordering code.</li> <li>Added Power Consumption values.</li> <li>Added SPDIF information.</li> <li>Clarification of I<sup>2</sup>S/PCM interface.</li> <li>Removed LED as PIO descriptions.</li> <li>Added PS Keys for changing UART and I<sup>2</sup>C assignments.</li> <li>Added multiple language support to Audio Prompt description.</li> </ul>



# Status Information

The status of this Data Sheet is **Production Information**. CSR Product Data Sheets progress according to the following format:

#### Advance Information:

Information for designers concerning CSR product in development. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.

#### Engineering Sample:

- Information about initial devices. Devices are untested or partially tested prototypes, their status is described in an Engineering Sample Release Note. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.
- All detailed specifications including pinouts and electrical specifications may be changed by CSR without notice.

#### Pre-production Information:

- Pinout and mechanical dimension specifications finalised. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.
- All electrical specifications may be changed by CSR without notice.
- Production Information:
  - Final Data Sheet including the guaranteed minimum and maximum limits for the electrical specifications.
  - Production Data Sheets supersede all previous document versions.

#### **Device Implementation**

#### Important Note:

As the feature-set of the CSRA64215 QFN is firmware build-specific, see the relevant software release note for the exact implementation of features on the CSRA64215 QFN.

#### Life Support Policy and Use in Safety-critical Applications

CSR's products are not authorised for use in life-support or safety-critical applications. Use in such applications is done at the sole discretion of the customer. CSR will not warrant the use of its devices in such applications.

#### CSR Green Semiconductor Products and RoHS Compliance

CSRA64215 QFN devices meet the requirements of Directive 2011/65/EU of the European Parliament and of the Council on the Restriction of Hazardous Substance (RoHS). CSRA64215 QFN devices are free from halogenated or antimony trioxide-based flame retardants and other hazardous chemicals. For more information, see CSR's *Environmental Compliance Statement for CSR Green Semiconductor Products*.

#### Trademarks, Patents and Licences

Unless otherwise stated, words and logos marked with <sup>™</sup> or <sup>®</sup> are trademarks registered or owned by CSR plc or its affiliates. Bluetooth <sup>®</sup> and the Bluetooth <sup>®</sup> logos are trademarks owned by Bluetooth <sup>®</sup> SIG, Inc. and licensed to CSR. Other products, services and names used in this document may have been trademarked by their respective owners.

The publication of this information does not imply that any license is granted under any patent or other rights owned by CSR plc and/or its affiliates.

CSR reserves the right to make technical changes to its products as part of its development programme.

While every care has been taken to ensure the accuracy of the contents of this document, CSR cannot accept responsibility for any errors.

Refer to www.csrsupport.com for compliance and conformance to standards information.



# Contents

	Orde	ring Information	2
		Contacts .	2
		CSRA64215 Stereo ROM Solution with aptX Development Kit Ordering Information	2
	Devid	ce Details	
		A64215 Stereo ROM Solution with aptX Details	
		tional Block Diagram	
1		age Information	
-	1.1	Pinout Diagram	
	1.2	Device Terminal Functions	
	1.3	Package Dimensions	
	1.4	PCB Design and Assembly Considerations .	
	1.5	Typical Solder Reflow Profile .	
2	-	tooth Modem	
-	2.1	RF Ports (BT_RF)	
	2.1	RF Receiver	
	2.2	2.2.1 Low Noise Amplifier	
		2.2.1 Low Noise Ampliner	
	2.3	RF Transmitter .	
	2.3		
	<b>•</b> •		
	2.4	Bluetooth Radio Synthesiser	
•	2.5	Baseband	
3		k Generation	
	3.1	Crystal	
		3.1.1 Negative Resistance Model	
		3.1.2 Crystal Specification	
		3.1.3 Crystal Calibration	
	3.2	Non-crystal Oscillator	
		3.2.1 XTAL_IN Impedance in Non-crystal Mode	
4	Proc	essors	
	4.1	Bluetooth Stack Microcontroller	
	4.2	Kalimba DSP	27
5		ory Interface and Management	
	5.1	Memory Management Unit	
	5.2	System RAM	
	5.3	Kalimba DSP RAM	28
	5.4	Internal ROM	28
	5.5	Serial Quad I/O Flash Interface (SQIF)	28
6	Seria	I Interfaces	29
	6.1	USB Interface	29
	6.2	UART Interface	29
	6.3	Programming and Debug Interface	31
		6.3.1 Multi-slave Operation	31
	6.4	I <sup>2</sup> C Interface	
7	Inter	faces	
	7.1	Programmable I/O Ports, PIO	
	7.2	Analogue I/O Ports, AIO	
	7.3	LED Drivers	
8	-	o Interface	



	8.1	Audio Ir	nput and Output	34
	8.2	Audio C	Codec Interface	35
		8.2.1	Audio Codec Block Diagram	35
		8.2.2	ADC	35
		8.2.3	ADC Sample Rate Selection	35
		8.2.4	ADC Audio Input Gain	36
		8.2.5	ADC Pre-amplifier and ADC Analogue Gain .	36
		8.2.6	ADC Digital Gain	36
		8.2.7	ADC Digital IIR Filter	37
		8.2.8	DAC	37
		8.2.9	DAC Sample Rate Selection	37
		8.2.10	DAC Digital Gain	37
		8.2.11	DAC Analogue Gain .	37
		8.2.12	DAC Digital FIR Filter .	38
		8.2.13	Microphone Input	38
		8.2.14	Line Input	
		8.2.15	Output Stage	39
		8.2.16	Mono Operation	40
		8.2.17	Side Tone	41
		8.2.18	Integrated Digital IIR Filter	42
	8.3	PCM1 a	and PCM2 Interface	
		8.3.1	PCM Interface Master/Slave	
		8.3.2	Long Frame Sync .	
		8.3.3	Short Frame Sync	
		8.3.4	Multi-slot Operation	
		8.3.5	GCI Interface .	
		8.3.6	Slots and Sample Formats	46
		8.3.7	Additional Features	
		8.3.8	PCM Timing Information	47
		8.3.9	PCM_CLK and PCM_SYNC Generation .	
		8.3.10	PCM Configuration .	51
	8.4	I <sup>2</sup> S1 an	d I²S2 Interface	51
9	Pow	er Contro	ol and Regulation	56
	9.1		witch-mode Regulator	
	9.2	1.35 V	Switch-mode Regulator	60
	9.3	1.8 V a	nd 1.35 V Switch-mode Regulators Combined	61
		9.3.1	Inductor Choice	61
	9.4	Bypass	LDO Linear Regulator	
	9.5	Low-vo	Itage VDD_DIG Linear Regulator	62
	9.6	Low-vo	Itage VDD_AUX Linear Regulator	63
	9.7	Low-vo	Itage VDD_ANA Linear Regulator	63
	9.8	Voltage	Regulator Enable	63
	9.9	Externa	I Regulators and Power Sequencing	63
	9.10	Reset, I	RST#	63
		9.10.1	Digital Pin States on Reset	
		9.10.2	Status After Reset	64
	9.11	Automa	tic Reset Protection	64
10	Batte	ery Charg	ger	65
			Charger Hardware Operating Modes	
		10.1.1		
		10.1.2	Trickle Charge Mode	66
		10.1.3	Fast Charge Mode	66



		10.1.4	Standby Mode	66
			Error Mode	
	10.2	Battery (	Charger Trimming and Calibration	66
		•	ery Charger Control	
			Charger Firmware and PS Keys	
		-	Mode .	
11	Exam	ple Appl	ication Schematic	68
12	Electr	ical Cha	racteristics	71
	12.1	Absolute	e Maximum Ratings	71
	12.2	Recomn	nended Operating Conditions	72
	12.3	-	Itput Terminal Characteristics	
			Regulators: Available For External Use	
			Regulators: For Internal Use Only	
			Regulator Enable	
			Battery Charger .	
			USB	
			Stereo Codec: Analogue to Digital Converter	
			Stereo Codec: Digital to Analogue Converter	
			Digital	
			LED Driver Pads	
			Auxiliary ADC	
			Auxiliary DAC	
40			otection	
13			mption	
14 15			emiconductor Products and RoHS Compliance	
15			1215 Stereo ROM Solution with aptX	
			Advanced Multipoint Support	
			Advanced Multipoint Support	
			Wired Audio Mode	
			USB Modes Including USB Audio Mode	
			Smartphone Applications (Apps)	
			Programmable Audio Prompts .	
			CSR's Intelligent Power Management	
			Proximity Pairing	
		15.1.9	Proximity Connection	92
	15.2	8 <sup>th</sup> Gene	eration 1-mic cVc ENR Technology for Hands-free and Audio Enhancements	92
			Acoustic Echo Cancellation .	
		15.2.2	Noise Suppression with Wind Noise Reduction .	93
		15.2.3	Non-linear Processing	93
		15.2.4	Howling Control .	93
		15.2.5	Comfort Noise Generator	93
		15.2.6	Equalisation	94
			Automatic Gain Control	
			Packet Loss Concealment	
			Adaptive Equalisation	
			Auxiliary Stream Mix	
			Clipper	
			Noise Dependent Volume Control	
			Input Output Gains	
			nhancements	
		15.3.1	Audio Decoders	95



	15.3.2	aptX Decoder	 95
	15.3.3	Configurable EQ	 96
		Stereo Widening (S3D)	
	15.3.5	Volume Boost	 96
	15.4 CSRA6	64215 Stereo ROM Solution with aptX Development Kit	 97
16	Tape and Re	el Information	 98
	16.1 Tape C	Drientation	 98
	16.2 Tape D	Dimensions	99
	16.3 Reel In	formation	. 100
	16.4 Moistu	re Sensitivity Level	 . 100
17		eferences	
Tern	ns and Definiti	ons	. 102

# List of Figures

Terms and D	efinitions	. 102
List of I	Figures	
Figure 1.1	Device Pinout	
Figure 2.1	Simplified Circuit BT_RF	
Figure 3.1	Crystal Oscillator Overview	
Figure 5.1	Serial Quad I/O Flash Interface .	
Figure 6.1	Universal Asynchronous Receiver	
Figure 7.1	LED Equivalent Circuit	
Figure 8.1	Audio Interface	
Figure 8.2	Audio Codec Input and Output Stages	
Figure 8.3	Audio Input Gain	
Figure 8.4	Microphone Biasing	
Figure 8.5	Differential Input	
Figure 8.6	Single-ended Input	
Figure 8.7	Speaker Output	
Figure 8.8	Side Tone	
Figure 8.9	PCM Interface Master	43
Figure 8.10	PCM Interface Slave	
Figure 8.11	Long Frame Sync (Shown with 8-bit Companded Sample)	44
Figure 8.12	Short Frame Sync (Shown with 16-bit Sample)	
Figure 8.13	Multi-slot Operation with 2 Slots and 8-bit Companded Samples	45
Figure 8.14	GCI Interface	46
Figure 8.15	16-bit Slot Length and Sample Formats	47
Figure 8.16	PCM Master Timing Long Frame Sync	48
Figure 8.17	PCM Master Timing Short Frame Sync	49
Figure 8.18	PCM Slave Timing Long Frame Sync	50
Figure 8.19	PCM Slave Timing Short Frame Sync	51
Figure 8.20	Digital Audio Interface Modes	53
Figure 8.21	Digital Audio Interface Slave Timing	54
Figure 8.22	Digital Audio Interface Master Timing	55
Figure 9.1	1.80 V and 1.35 V Dual-supply Switch-mode System Configuration	57
Figure 9.2	1.80 V Parallel-supply Switch-mode System Configuration	58
Figure 9.3	1.8 V Switch-mode Regulator Output Configuration	59
Figure 9.4	1.35 V Switch-mode Regulator Output Configuration	60
Figure 9.5	1.8 V and 1.35 V Switch-mode Regulators Outputs Parallel Configuration	61
Figure 10.1	Battery Charger Mode-to-Mode Transition Diagram	65
Figure 10.2	Battery Charger External Mode Typical Configuration	67
Figure 11.1	Example Application Schematic .	68
Figure 11.2	Single 1.8 V-only Supply, with no USB or SMPSs	69



Figure 11.3	Single 3.3 V-only Supply, with USB and Dual SMPSs	
-	Programmable Audio Prompts in External SPI Flash	
Figure 15.2	1-mic cVc Hands-free Block Diagram	
Figure 15.3	Configurable EQ GUI with Drag Points	
Figure 15.4	Volume Boost GUI with Drag Points	
Figure 16.1	CSRA64215 QFN Tape Orientation .	
Figure 16.2	Reel Dimensions	100
List of 7	Tables	

# **List of Tables**

Table 3.1	Typical On-chip Capacitance Values	. 23
Table 3.2	Transconductance and On-chip Parasitic Capacitance	. 24
Table 3.3	Crystal Specification .	. 24
Table 3.4	External Clock Specifications	. 26
Table 6.1	PS Keys for UART/PIO Multiplexing	. 29
Table 6.2	Possible UART Settings	. 30
Table 6.3	Standard Baud Rates	. 30
Table 7.1	Alternative PIO Functions .	. 32
Table 8.1	Alternative Functions of the Digital Audio Bus Interface on the PCM1 and PCM2 Interface	. 34
Table 8.2	ADC Audio Input Gain Rate	. 36
Table 8.3	DAC Digital Gain Rate Selection .	
Table 8.4	DAC Analogue Gain Rate Selection .	
Table 8.5	Side Tone Gain	
Table 8.6	PCM Master Timing	. 47
Table 8.7	PCM Slave Timing	. 50
Table 8.8	Alternative Functions of the Digital Audio Bus Interface on the PCM Interface	. 52
Table 8.9	Digital Audio Interface Slave Timing	. 53
Table 8.10	I <sup>2</sup> S Slave Mode Timing	. 54
Table 8.11	Digital Audio Interface Master Timing	. 55
Table 8.12	I <sup>2</sup> S Master Mode Timing Parameters, WS and SCK as Outputs	. 55
Table 9.1	Recommended Configurations for Power Control and Regulation	. 56
Table 9.2	Inductor Choice, CSR's Testing and Characterisation	. 62
Table 9.3	Pin States on Reset	. 64
Table 10.1	Battery Charger Operating Modes Determined by Battery Voltage and Current	. 65
Table 12.1	ESD Handling Ratings	. 83


# List of Equations

Equation 3.1	Negative Resistance	24
Equation 3.2	Crystal Calibration Using PSKEY_ANA_FTRIM_OFFSET .	25
Equation 7.1	LED Current	33
Equation 7.2	LED PAD Voltage .	33
Equation 8.1	IIR Filter Transfer Function, H(z) .	42
Equation 8.2	IIR Filter Plus DC Blocking Transfer Function, H <sub>DC</sub> (z)	43



# 1 Package Information

# 1.1 Pinout Diagram





# 1.2 Device Terminal Functions

Radio	Lead	Pad Type	Supply Domain	Description
BT_RF	12	RF	VDD_BT_RADIO	Bluetooth 50 Ω transmitter output / receiver input
Oscillator	Lead	Pad Type	Supply Domain	Description
XTAL_IN	19	Analogue	VDD_AUX	For crystal or external clock input
XTAL_OUT	18	Analogue	VDD_AUX	Drive for crystal
USB	Lead	Pad Type	Supply Domain	Description
USB_DP	56	Bidirectional	VDD_USB	USB data plus with selectable internal 1.5 $k\Omega$ pull-up resistor
USB_DN	55	Bidirectional	VDD_USB	USB data minus
	-			
SPI/PCM Interface	Lead	Pad Type	Supply Domain	Description
SPI_PCM#	29	Input with weak pull- down	VDD_PADS_1	SPI/PCM select input: 0 = PCM/PIO interface 1 = SPI

#### Note:

Debug SPI and PCM1 interfaces are mapped as alternative functions on the PIO port.

SQIF	Lead	Pad Type	Supply Domain	Description
QSPI_FLASH_CLK	25	Bidirectional with strong pull-down	VDD_PADS_1	SPI flash clock
QSPI_FLASH_CS#	22	Bidirectional with strong pull-up	VDD_PADS_1	SPI flash chip select
QSPI_IO[3]	21	Bidirectional with strong pull-up	VDD_PADS_1	SPI flash data bit 3
QSPI_IO[2]	23	Bidirectional with strong pull-up	VDD_PADS_1	SPI flash data bit 2
QSPI_IO[1]	31	Bidirectional with strong pull-down	VDD_PADS_1	SPI flash data bit 1
QSPI_IO[0]	26	Bidirectional with strong pull-down	VDD_PADS_1	SPI flash data bit 0



PIO Port	Lead	Pad Type	Supply Domain	Description
PIO[21]	64	Bidirectional with weak pull-down	VDD_PADS_2	Programmable input / output line 21.
PIO[18]	65	Bidirectional with weak pull-down	VDD_PADS_2	Programmable input / output line 18.
PIO[17]	32	Bidirectional with strong pull-down	VDD_PADS_1	Programmable input / output line 17. Alternative function: UART_CTS: UART clear to send, active low
PIO[16]	27	Bidirectional with strong pull-up	VDD_PADS_1	Programmable input / output line 16. Alternative function: UART_RTS: UART request to send, active low
PIO[9]	58	Bidirectional with strong pull-down	VDD_PADS_2	<ul> <li>Programmable input / output line 9.</li> <li>Alternative function:</li> <li>UART_CTS: UART clear to send, active low</li> <li>PCM2_CLK: PCM2 synchronous data clock</li> <li>I2S2_SCK: I<sup>2</sup>S2 synchronous data clock</li> </ul>
PIO[8]	61	Bidirectional with strong pull-up	VDD_PADS_2	<ul> <li>Programmable input / output line 8.</li> <li>Alternative function:</li> <li>UART_RTS: UART request to send, active low</li> <li>PCM2_IN: PCM2 synchronous data input</li> <li>I2S2_SD_IN: I<sup>2</sup>S2 synchronous data input</li> </ul>
PIO[7]	57	Bidirectional with strong pull-down	VDD_PADS_2	<ul> <li>Programmable input / output line 7.</li> <li>Alternative function:</li> <li>PCM2_SYNC: PCM2 synchronous data sync</li> <li>I2S2_WS: I<sup>2</sup>S2 word select</li> </ul>
PIQ[6]	62	Bidirectional with strong pull-down	VDD_PADS_2	<ul> <li>Programmable input / output line 6.</li> <li>Alternative function:</li> <li>PCM2_OUT: PCM2 synchronous data output</li> <li>I2S2_SD_OUT: I<sup>2</sup>S2 synchronous data output</li> </ul>
PIO[5]	34	Bidirectional with weak pull-down	VDD_PADS_1	<ul> <li>Programmable input / output line 5.</li> <li>Alternative function:</li> <li>SPI_CLK: Debug SPI clock</li> <li>PCM1_CLK: PCM1 synchronous data clock</li> <li>I2S1_SCK: I<sup>2</sup>S1 synchronous data clock</li> </ul>



PIO Port	Lead	Pad Type	Supply Domain	Description
PIO[4]	24	Bidirectional with weak pull-down	VDD_PADS_1	<ul> <li>Programmable input / output line 4.</li> <li>Alternative function:</li> <li>SPI_CS#: chip select for Debug SPI, active low</li> <li>PCM1_SYNC: PCM1 synchronous data sync</li> <li>I2S1_WS: I<sup>2</sup>S1 word select</li> </ul>
PIO[3]	28	Bidirectional with weak pull-down	VDD_PADS_1	<ul> <li>Programmable input / output line 3.</li> <li>Alternative function:</li> <li>SPI_MISO: Debug SPI data output</li> <li>PCM1_OUT: PCM1 synchronous data output</li> <li>I2S1_SD_OUT: I<sup>2</sup>S1 synchronous data output</li> </ul>
PIO[2]	30	Bidirectional with weak pull-down	VDD_PADS_1	<ul> <li>Programmable input / output line 2.</li> <li>Alternative function:</li> <li>SPI_MOSI: Debug SPI data input</li> <li>PCM1_IN: PCM1 synchronous data input</li> <li>I2S1_SD_IN: I<sup>2</sup>S1 synchronous data input</li> <li>SPDIF_IN: SPDIF input</li> </ul>
PIO[1]	60	Bidirectional with strong pull-up	VDD_PADS_2	<ul> <li>Programmable input / output line 1.</li> <li>Alternative function:</li> <li>UART_TX: UART data output</li> <li>AMP_I2C_SDA: I<sup>2</sup>C serial data line for external amplifier control</li> </ul>
PIO[0]	59	Bidirectional with strong pull-up	VDD_PADS_2	<ul> <li>Programmable input / output line 0.</li> <li>Alternative function:</li> <li>UART_RX: UART data input</li> <li>AMP_I2C_SCL: I<sup>2</sup>C serial clock line for external amplifier control</li> </ul>
AIO[0]	20	Bidirectional	VDD_AUX	Analogue programmable input / output line 0.
Test and Debug	Lead	Pad Type	Supply Domain	Description
RST#	35	Input with strong pull-up	VDD_PADS_1	Reset if low. Pull low for minimum 5 ms to cause a reset.
Codec	Lead	Pad Type	Supply Domain	Description
MIC_BIAS	2	Analogue in	VDD_AUDIO	Microphone bias

VDD\_AUDIO

VDD\_AUDIO\_DRV

VDD\_AUDIO\_DRV

1

6

7

Analogue in

Analogue out

Analogue out

AU\_REF

SPKR\_RN

SPKR\_RP

Decoupling of audio reference (for high-

Speaker output negative, right

Speaker output positive, right

quality audio)



Codec	Lead	Pad Type	Supply Domain	Description
SPKR_LN	9	Analogue out	VDD_AUDIO_DRV	Speaker output negative, left
SPKR_LP	10	Analogue out	VDD_AUDIO_DRV	Speaker output positive, left
LINE/MIC_AN	67	Analogue in	VDD_AUDIO	Line or microphone input negative, channel A
LINE/MIC_AP	68	Analogue in	VDD_AUDIO	Line or microphone input positive, channel A
LINE_BN	4	Analogue in	VDD_AUDIO	Line input negative, channel B
LINE_BP	5	Analogue in	VDD_AUDIO	Line input positive, channel B

LED Drivers	Lead	Pad Type	Supply Domain	Description
LED[2]	66	Bidirectional	VDD_PADS_2	LED driver.
LED[1]	36	Bidirectional	VDD_PADS_1	LED driver.
LED[0]	37	Bidirectional	VDD_PADS_1	LED driver.


Power Supplies and Control	Lead	Description
CHG_EXT	43	External battery charger control. External battery charger transistor base control when using external charger boost. Otherwise leave unconnected.
LX_1V35	50	1.35 V switch-mode power regulator inductor connection.
LX_1V8	47	1.8 V switch-mode power regulator inductor connection.
SMPS_1V35_SENSE	52	1.35 V switch-mode power regulator sense input.
SMPS_1V8_SENSE	53	1.8 V switch-mode power regulator sense input.
SMP_BYP	49	Supply via bypass regulator for 1.8 V and 1.35 V switch-mode power supply regulator inputs. Must be connected to the same potential as VOUT_3V3.
SMP_VBAT	48	1.8 V and 1.35 V switch-mode power supply regulator inputs. Must be at the same potential as VBAT.
VSS_SMPS_1V35	51	1.35 V switch-mode regulator ground.
VSS_SMPS_1V8	46	1.8 V switch-mode regulator ground.
VBAT	45	Battery positive terminal.
VBAT_SENSE	44	Battery charger sense input, connect as Section 11 shows.
VCHG	42	Charger input. Typically connected to VBUS (USB supply) as Section 11 shows.
VDD_ANA	17	Analogue LDO linear regulator output (1.35 V). Connect to 1.35 V supply, see Section 11 for connections.



Power Supplies and Control	Lead	Description
VDD_AUDIO	3	Positive supply for audio. Connect to 1.35 V supply, see Section 11 for connections.
VDD_AUDIO_DRV	8	Positive supply for audio output amplifiers. Connect to 1.8 V supply, see Section 11 for connections.
VDD_AUX	14	Auxiliary supply. Connect to 1.35 V supply, see Section 11 for connections.
VDD_AUX_1V8	15, 16	Auxiliary LDO regulator input. Connect to 1.8 V supply, see Section 11 for connections.
VDD_BT_LO	13	Bluetooth radio local oscillator supply (1.35 V). Connect to 1.35 V supply, see Section 11 for connections.
VDD_BT_RADIO	11	Bluetooth radio supply. Connect to 1.35 V supply, see Section 11 for connections.
VDD_DIG	38	Digital LDO regulator output, see Section 11 for connections.
VDD_PADS_1	33	Positive supply input for input/output ports.
VDD_PADS_2	63	Positive supply input for input/output ports.
VDD_USB	54	Positive supply for USB port.
VOUT_3V3	41	<ul> <li>3.3 V bypass linear regulator output.</li> <li>Connect external minimum 2.2 μF ceramic decoupling capacitor.</li> </ul>
VREGENABLE	40	Regulator enable input. Can also be sensed as an input. Regulator enable and multifunction button. A high input (tolerant to VBAT) enables the on-chip regulators, which can then be latched on internally and the button used as a multifunction input.
VREGIN_DIG	39	Digital LDO regulator input, see Section 11 for connections. Typically connected to a 1.35 V supply.
VSS	Exposed pad	Ground connections.



## 1.3 Package Dimensions





# 1.4 PCB Design and Assembly Considerations

This section lists recommendations to achieve maximum board-level reliability of the 8 x 8 x 0.9 mm QFN 68-lead package:

- NSMD lands (lands smaller than the solder mask aperture) are preferred, because of the greater accuracy of the metal definition process compared to the solder mask process. With solder mask defined pads, the overlap of the solder mask on the land creates a step in the solder at the land interface, which can cause stress concentration and act as a point for crack initiation.
- CSR recommends that the PCB land pattern is in accordance with IPC standard IPC-7351.
- Solder paste must be used during the assembly process.

### 1.5 Typical Solder Reflow Profile

For information, see Typical Solder Reflow Profile for Lead-free Devices Information Note.




# 2 Bluetooth Modem

The Bluetooth modem includes:

- RF ports
- RF receiver
- RF transmitter
- Bluetooth radio synthesiser
- Baseband

# 2.1 RF Ports (BT\_RF)

CSRA64215 QFN contains an on-chip balun which combines the balanced outputs of the PA on transmit and produces the balanced input signals for the LNA required on receive. No matching components are needed as the receive mode impedance is 50  $\Omega$  and the transmitter has been optimised to deliver power into a 50  $\Omega$  load.



### 2.2 RF Receiver

The receiver features a near-zero IF architecture that enables the channel filters to be integrated onto the die. Sufficient out-of-band blocking specification at the LNA input enables the receiver to operate in close proximity to GSM and W-CDMA cellular phone transmitters without being desensitised. A digital FSK discriminator means that no discriminator tank is needed and its excellent performance in the presence of noise enables CSRA64215 QFN to exceed the Bluetooth requirements for co-channel and adjacent channel rejection.

### 2.2.1 Low Noise Amplifier

The LNA operates in differential mode and takes its input from the balanced port of the on-chip balun.

### 2.2.2 RSSI Analogue to Digital Converter

The ADC implements fast AGC. The ADC samples the RSSI voltage on a slot-by-slot basis. The front-end LNA gain is changed according to the measured RSSI value, keeping the first mixer input signal within a limited range. This improves the dynamic range of the receiver, improving performance in interference-limited environments.

# 2.3 RF Transmitter

### 2.3.1 IQ Modulator

The transmitter features a direct IQ modulator to minimise frequency drift during a transmit timeslot, which results in a controlled modulation index. Digital baseband transmit circuitry provides the required spectral shaping.

G-TW-0012203.1.2



### 2.3.2 Power Amplifier

The internal PA output power is software controlled and configured through a PS Key. The internal PA on the CSRA64215 QFN has a maximum output power that enables it to operate as a Class 1, Class 2 and Class 3 Bluetooth radio without requiring an external RF PA.

## 2.4 Bluetooth Radio Synthesiser

The Bluetooth radio synthesiser is fully integrated onto the die with no requirement for an external VCO screening can, varactor tuning diodes, LC resonators or loop filter. The synthesiser is guaranteed to lock in sufficient time across the guaranteed temperature range to meet the Bluetooth v4.2 specification.

### 2.5 Baseband

The baseband handles the digital functions of the Bluetooth modem, for example the Burst Mode Controller and Physical Layer Hardware Engine.



# 3 Clock Generation

CSRA64215 QFN accepts a reference clock input from either a crystal or an external clock source, e.g. a TCXO.

The external reference clock is required in active and deep sleep modes and must be present when CSRA64215 QFN is enabled.

## 3.1 Crystal

Figure 3.1 shows the CSRA64215 QFN contains a crystal driver circuit that acts as a transconductance amplifier that drives an external crystal connected between XTAL\_IN and XTAL\_OUT. The crystal driver circuit forms a Pierce oscillator with the external crystal. External capacitors are not required for standard crystals that require a load capacitance of around 9pF. CSR recommends this option.




Figure 3.1: Crystal Oscillator Overview

The on-chip capacitance is adjusted using PSKEY\_XTAL\_OSC\_CONFIG, see Table 3.1. The default values suit a typical crystal requiring a 9 pF load capacitance. In deep sleep mode, the crystal oscillation is maintained, but at a lower drive strength to reduce power consumption. The drive strength and load capacitance are configured with a PS Key.

	Normal Mode PSKEY_XTAL_OSC_CONFIG [3:2]			Low Power Mode PSKEY_XTAL_OSC_CONFIG [1:0]			[1:0]	
Value	00	01	10	11	00	01	10	11
XTAL_IN (Typical)	15.6 pF	10.8 pF	6.0 pF	1.1 pF	15.6 pF	10.8 pF	6.0 pF	1.1 pF
XTAL_OUT (Typical)	20.8 pF	16.0 pF	11.2 pF	6.4 pF	16.0 pF	11.2 pF	6.4 pF	1.5 pF

#### Table 3.1: Typical On-chip Capacitance Values

The drive strength is configured with PSKEY\_XTAL\_LVL. The default level for this PS Key is sufficient for typical crystals. The level control is set in the range 0 to 15, where 15 is the maximum drive level.

Increasing the crystal amplifier drive level increases the transconductance of the crystal amplifier, which creates an increase in the oscillator margin (ratio of oscillator amplifiers is equivalent to the negative resistance of the crystal ESR).



#### Note:

Excessive amplifier transconductance can lead to an increase in the oscillator phase noise if the oscillator amplifier is excessively overdriven. Set the transconductance to the minimum level to give the desired oscillation ratio. Higher values can increase power consumption. Also, insufficient drive strength can prevent the the crystal from starting to oscillate.

### 3.1.1 Negative Resistance Model

The crystal and its load capacitor can be modelled as a frequency dependant resistive element. Consider the driver amplifier as a circuit that provides negative resistance. For oscillation, the value of the negative resistance should be greater than that of the crystal circuit equivalence resistance. Equation 3.1 shows how to calculate the equivalent negative resistance.

$$R_{neg} = -\frac{g_m C_{in} C_{out}}{2\pi f^2 (C_{out} C_{in} + (C_0 + C_{int})(C_{out} + C_{in}))^2}$$

#### Equation 3.1: Negative Resistance

Where:

- g<sub>m</sub> = Transconductance of the crystal oscillator amplifier
- Co = Static capacitance of the crystal, which is sometimes referred to as the shunt or case capacitance
- C<sub>int</sub> = On-chip parasitic capacitance between input and output of XTAL amplifier.
- C<sub>in</sub> = Internal capacitance on XTAL\_IN, see Table 3.1
- C<sub>out</sub> = Internal capacitance on XTAL\_OUT, see Table 3.1

Parameter	Min	Тур	Max	Unit
Transconductance	2	-	-	mS
C <sub>int</sub>	-	1.5	-	pF

#### Table 3.2: Transconductance and On-chip Parasitic Capacitance

### 3.1.2 Crystal Specification

Table 3.3 shows the specification for an external crystal.

Parameter	Min	Тур	Max	Unit
Frequency	16	26	32	MHz
Initial Frequency error from nominal frequency which can be compensated for	-	-	±285	ppm
Frequency Stability	-	-	±20	ppm
Crystal ESR	-	-	60	Ω

#### Table 3.3: Crystal Specification

### 3.1.3 Crystal Calibration

The actual crystal frequency depends on the capacitance of XTAL\_IN and XTAL\_OUT on the PCB and the CSRA64215 QFN, as well as the capacitance of the crystal.



The Bluetooth specification requires ±20 ppm clock accuracy. The actual frequency at which a crystal oscillates contains two error terms, which are typically mentioned in the crystal device datasheets:

- Initial Frequency Error: The difference between the desired frequency and the actual oscillating frequency caused by the crystal itself and its PCB connections. It is also called as Calibration Tolerance or Frequency Tolerance.
- Frequency Stability: The total of how far the crystal can move off frequency with temperature, aging or other effects. It is also called as Temperature Stability, Frequency Stability or Aging.

CSRA64215 QFN has the capability to compensate for Initial Frequency errors by a simple per-device basis on the production line, with the trim value stored in the non-volatile memory (PS Key). However, it is not possible to compensate for frequency stability, therefore a crystal must be chosen with a Frequency Stability that is better than ±20 ppm clock accuracy.

Some crystal datasheets combine both these terms into one tolerance value. This causes a problem because only the initial frequency error can be compensated for and CSRA64215 QFN cannot compensate for the temperature or aging performance. If frequency stability is not explicitly stated, CSR cannot guarantee remaining within the Bluetooth's ±20 ppm frequency accuracy specification.

Crystal calibration uses a single measurement of RF output frequency and can be performed quickly as part of the product final test. Typically, a TXSTART radio command is sent and then a measurement of the output RF frequency is read. From this, the calibration factor to correct actual offset from the desired frequency can be calculated. This offset value is stored in PSKEY\_ANA\_FTRIM\_OFFSET. CSRA64215 QFN then compensates for the initial frequency offset of the crystal.

The value in PSKEY\_ANA\_FTRIM\_OFFSET is a 16-bit 2's complement signed integer which specifies the fractional part of the ratio between the true crystal frequency,  $f_{actual}$ , and the value set in PSKEY\_ANA\_FREQ,  $f_{nominal}$ . Equation 3.2 shows the value of PSKEY\_ANA\_FTRIM\_OFFSET in parts per 2<sup>20</sup> rounded to the nearest integer.

PSKEY\_ANA\_FTRIM\_OFFSET = 
$$(\frac{f_{actual}}{f_{nominal}} - 1) \times 2^{20}$$

#### Equation 3.2: Crystal Calibration Using PSKEY\_ANA\_FTRIM\_OFFSET

For more information on TXSTART radio test see Blue Test User Guide.

### 3.2 Non-crystal Oscillator

Apply the external reference clock to the CSRA64215 QFN XTAL\_IN input. Connect XTAL\_OUT to ground.

The external clock is either a low-level sinusoid, or a digital-level square wave. The clock must meet the specification in Table 3.4. The external reference clock is required in active and deep sleep modes, it must be present when CSRA64215 QFN is enabled.





		Min	Тур	Max	Unit
Frequency <sup>(a)</sup>		19.2	26	40	MHz
Duty cycle		40:60	50:50	60:40	-
Edge jitter (at	ge jitter (at zero crossing) 10		10	ps rms <sup>(b)</sup>	
	AC coupled sinusoid amplitude	0.2	0.4	VDD_AUX <sup>(c)</sup>	V
	DC coupled digital extremes	0	-	VDD_AUX <sup>(c)</sup>	V
	DC coupled digital digital amplitude	0.4	-	1.2	V pk-pk
XTAL_IN input impedance		30		-	kΩ
XTAL_IN inpu	ut capacitance	-		1	pF

#### Table 3.4: External Clock Specifications

<sup>(a)</sup> The frequency should be an integer multiple of 250 kHz except for the CDMA/3G frequencies

(b) 100 Hz to 1 MHz

(c) VDD\_AUX is 1.35 V nominal

### 3.2.1 XTAL\_IN Impedance in Non-crystal Mode

The impedance of XTAL\_IN does not change significantly between operating modes. When transitioning from deep sleep to active states, the capacitive load can change. For this reason, CSR recommends using a buffered clock input.

5



# 4 Processors

# 4.1 Bluetooth Stack Microcontroller

The CSRA64215 QFN uses a 16-bit RISC 80 MHz MCU for low power consumption and efficient use of memory. It contains a single-cycle multiplier and a memory protection unit.

The MCU, interrupt controller and event timer run the Bluetooth software stack and control the Bluetooth radio and host interfaces.

# 4.2 Kalimba DSP

The Kalimba DSP performs signal processing functions on over-air data or codec data to enhance audio applications. The key features of the DSP include:

- 80 MIPS performance, 24-bit fixed point DSP core
- Single-cycle MAC; 24 x 24-bit multiply and 56-bit accumulate includes 2 rMAC registers and new instructions for improved performance over previous architecture
- 32-bit instruction word
- Separate program memory and dual data memory, enabling an ALU operation and up to 2 memory accesses in a single cycle
- Zero overhead looping, including a very low-power 32-instruction cache
- Zero overhead circular buffer indexing

59

- Single cycle barrel shifter with up to 56-bit input and 56-bit output
- Multiple cycle divide (performed in the background)
- Bit reversed addressing
- Orthogonal instruction set
- Low overhead interrupt



# 5 Memory Interface and Management

### 5.1 Memory Management Unit

The MMU provides buffers that hold the data in transit between the host, the air or the Kalimba DSP. The use of DMA ports also helps with efficient transfer of data to other peripherals.

### 5.2 System RAM

56 KB of integrated RAM supports the RISC MCU.

### 5.3 Kalimba DSP RAM

Additional integrated RAM provides support for the Kalimba DSP:


- 16K x 24-bit for data memory 1 (DM1)
- 16K x 24-bit for data memory 2 (DM2)
- 6K x 32-bit for program memory (PM)

### 5.4 Internal ROM

Internal ROM is provided for system firmware implementation.

## 5.5 Serial Quad I/O Flash Interface (SQIF)

The CSRA64215 QFN uses external serial flash ICs for storage of device-specific data. The CSRA64215 QFN supports a 4-bit I/O flash-memory interface. Figure 5.1 shows a typical connection between the CSRA64215 QFN and a serial flash IC.





The SQIF interface on the CSRA64215 QFN requires use of a suitable Quad SPI Flash chip of minimum size 4 Mb, connected as Figure 5.1 shows. For a list of supported Quad SPI Flash devices, see the *CSRA64xxx A11 Firmware Release Note*.



# 6 Serial Interfaces

### 6.1 USB Interface

CSRA64215 QFN has a full-speed (12 Mbps) USB interface for communicating with other compatible digital devices. The USB interface on CSRA64215 QFN acts as a USB peripheral, responding to requests from a master host controller.

CSRA64215 QFN contains internal USB termination resistors and requires no external resistor matching.

CSRA64215 QFN supports the *Universal Serial Bus Specification, Revision v2.0 (USB v2.0 Specification)*, supports USB standard charger detection and fully supports the *USB Battery Charging Specification*, available from http://www.usb.org. For more information on how to integrate the USB interface on CSRA64215 QFN, see the *Bluetooth and USB Design Considerations Application Note*.

As well as describing USB basics and architecture, the application note describes:

- Power distribution for high and low bus-powered configurations
- Power distribution for self-powered configuration, which includes USB VBUS monitoring
- USB enumeration
- Electrical design guidelines for the power supply and data lines, as well as PCB tracks and the effects of ferrite beads
- USB suspend modes and Bluetooth low-power modes:
  - Global suspend
  - Selective suspend, includes remote wake
  - Wake on Bluetooth, includes permitted devices and set-up prior to selective suspend
  - Suspend mode current draw
  - PIO status in suspend mode
  - Resume, detach and wake PIOs
- Battery charging from USB, which describes dead battery provision, charge currents, charging in suspend modes and USB VBUS voltage consideration
- USB termination when interface is not in use
- Internal modules, certification and non-specification compliant operation

### 6.2 UART Interface

CSRA64215 QFN has an optional UART serial interface that provides a simple mechanism for communicating with other serial devices using the RS232 protocol, including for test and debug. The UART interface is multiplexed with PIOs and other functions, and hardware flow control is optional. Table 6.1 shows the PS Keys for configuring this multiplexing.



PS Key	PIO Location Option
PSKEY_UART_RX_PIO	PIO[0]
PSKEY_UART_TX_PIO	PIO[1]
PSKEY_UART_RTS_PIO	PIO[8] (default) or PIO[16]
PSKEY_UART_CTS_PIO	PIO[9] (default) or PIO[17]

#### Table 6.1: PS Keys for UART/PIO Multiplexing



Figure 6.1 shows the 4 signals that implement the UART function.




Figure 6.1: Universal Asynchronous Receiver

When CSRA64215 QFN is connected to another digital device, UART\_RX and UART\_TX transfer data between the 2 devices. The remaining 2 signals, UART\_CTS and UART\_RTS, implement optional RS232 hardware flow control where both are active low indicators.

UART configuration parameters, such as baud rate and packet format, are set using CSRA64215 QFN firmware.

Note:

To communicate with the UART at its maximum data rate using a standard PC, the PC requires an accelerated serial port adapter card.

Possible Values Parameter 1200 baud (≤2%Error) Minimum Baud rate 9600 baud (≤1%Error) Maximum 4 Mbaud (≤1%Error) Flow control **RTS/CTS or None** Parity None, Odd or Even Number of stop bits 1 or 2 Bits per byte 8

## Table 6.2 shows the possible UART settings.

#### Table 6.2: Possible UART Settings

Table 6.3 lists common baud rates and their associated error values for PSKEY\_UART\_BITRATE. To set the UART baud rate, load PSKEY\_UART\_BITRATE with the number of bits per second.

Baud Rate	PS Key Value (Bits Per Second)	Error
1200	1200	1.73%
2400	2400	1.73%
4800	4800	1.73%

# CSR

Baud Rate	PS Key Value (Bits Per Second)	Error	
9600	9600	-0.82%	
19200	19200	0.45%	
38400	38400	-0.18%	
57600	57600	0.03%	
76800	76800	0.14%	
115200	115200	0.03%	
230400	230400	0.03%	
460800	460800	-0.02%	
921600	921600	0.00%	
1382400	1382400	-0.01%	
1843200	1843200	0.00%	
2764800	2764800	0.00%	
3686400	3686400	0.00%	

#### Table 6.3: Standard Baud Rates

# 6.3 Programming and Debug Interface

CSRA64215 QFN provides a debug SPI interface for programming, configuring (PS Keys) and debugging the CSRA64215 QFN. Access to this interface is required in production. Ensure the 4 SPI signals and the SPI\_PCM# line are brought out to either test points or a header. To use the SPI interface, the SPI\_PCM# line requires the option of being pulled high externally.

CSR provides development and production tools to communicate over the SPI from a PC, although a level translator circuit is often required. All are available from CSR.

### 6.3.1 Multi-slave Operation

Avoid connecting CSRA64215 QFN in a multi-slave arrangement by simple parallel connection of slave MISO lines. When CSRA64215 QFN is deselected (SPI\_CS# = 1), the SPI\_MISO line does not float. Instead, CSRA64215 QFN outputs 0 if the processor is running or 1 if it is stopped.

# 6.4 I<sup>2</sup>C Interface

The CSRA64215 QFN supports an I<sup>2</sup>C interface for I/O port expansion. Its primary function is to control an external audio power amplifier. The default assignment of the I<sup>2</sup>C interface onto the PIOs on the CSRA64215 QFN is:

- PIO[0] is the I<sup>2</sup>C interface SCL line (AMP\_I2C\_SCL)
- PIO[1] is the I<sup>2</sup>C interface SDA line (AMP\_I2C\_SDA)

Alternatively, the I<sup>2</sup>C interface can be assigned to two PIOs from PIO[9:0] using PSKEY\_I2C\_SCL\_PIO and PSKEY\_I2C\_SDA\_PIO.

Note:

The  $I^2C$  interface requires external pull-up resistors. Ensure that external pull-up resistors are suitably sized for the  $I^2C$  interface speed and PCB track capacitance.



# 7 Interfaces

# 7.1 Programmable I/O Ports, PIO

CSRA64215 QFN provides up to 14 lines of programmable bidirectional I/O, PIO[21,18:16,9:0]. Table 7.1 lists the PIOs on the CSRA64215 QFN that have alternative functions.

	Function						
PIO	Debug SPI	SPI Flash	UART	I²C	РСМ	I²S	SPDIF
PIO[0]	-	-	UART_RX	AMP_I2C_SCL (default)	-	-	-
PIO[1]	-	-	UART_TX	AMP_I2C_SDA (default)	-		-
PIO[2]	SPI_MOSI	-	-	Alternate I <sup>2</sup> C function	PCM1_IN	I2S1_SD_IN	SPDIF_IN
PIO[3]	SPI_MISO	-	-	Alternate I <sup>2</sup> C function	PCM1_OUT	I2S1_SD_OUT	-
PIO[4]	SPI_CS#	-	-	Alternate I <sup>2</sup> C function	PCM1_SYNC	I2S1_WS	-
PIO[5]	SPI_CLK	-	-	Alternate I <sup>2</sup> C function	PCM1_CLK	I2S1_SCK	-
PIO[6]	-	-	- 9	Alternate I <sup>2</sup> C function	PCM2_OUT	I2S2_SD_OUT	-
PIO[7]	-	-		Alternate I <sup>2</sup> C function	PCM2_SYNC	12S2_WS	-
PIO[8]	-	-	UART_RTS	Alternate I <sup>2</sup> C function	PCM2_IN	I2S2_SD_IN	-
PIO[9]	-		UART_CTS	Alternate I <sup>2</sup> C function	PCM2_CLK	I2S2_SCK	-
PIO[16]		•	UART_RTS	-	-	-	-
PIO[17]		-	UART_CTS	-	-	-	-
PIO[18]		-	-	-	-	-	-
PIO[21]	-	-	-	-	-	-	-

#### Table 7.1: Alternative PIO Functions

Note:

See the relevant software release note for the implementation of these PIO lines, as they are firmware build-specific.

To change the default assignment shown for some alternative functions, use PS Keys. For UART, see Section 6.2. For I<sup>2</sup>C, see Section 6.4.




# 7.2 Analogue I/O Ports, AIO

CSRA64215 QFN has 1 general-purpose analogue interface pin, AIO[0]. Typically, this connects to a thermistor for battery pack temperature measurements during charge control. See Section 11 for typical connections.

### 7.3 LED Drivers

The CSRA64215 QFN includes a 3-pad synchronised PWM LED driver for driving RGB LEDs for producing a wide range of colours. All LEDs are controlled by firmware.

The terminals are open-drain outputs, so the LED must be connected from a positive supply rail to the pad in series with a current-limiting resistor.



#### Figure 7.1: LED Equivalent Circuit

From Figure 7.1 it is possible to derive Equation 7.1 to calculate I<sub>LED</sub>. If a known value of current is required through the LED to give a specific luminous intensity, then the value of R<sub>LED</sub> is calculated.

$$I_{LED} = \frac{VDD - V_{F}}{R_{LED} + R_{ON}}$$

#### Equation 7.1: LED Current

For the LED pads to act as resistance, the external series resistor,  $R_{LED}$ , needs to be such that the voltage drop across it,  $V_{R}$ , keeps  $V_{PAD}$  below 0.5 V. Equation 7.2 also applies.

$$VDD = V_F + V_R + V_{PAD}$$

#### Equation 7.2: LED PAD Voltage

Note:

The supply domain for LED[2:0] must remain powered for LED functions to operate.

The LED current adds to the overall current. Conservative LED selection extends battery life.

G-TW-0005534.4.2




# 8 Audio Interface

The audio interface circuit consists of:

- Stereo/dual-mono audio codec.
- Dual analogue audio inputs.
- Dual analogue audio outputs.
- 2 configurable PCM and I<sup>2</sup>S interfaces, one of which can be used. For configuration information, contact CSR.

Figure 8.1 shows the functional blocks of the interface. The codec supports stereo/dual-mono playback and recording of audio signals at multiple sample rates with a 16-bit resolution. The ADC and the DAC of the codec each contain 2 independent high-quality channels. Any ADC or DAC channel runs at its own independent sample rate.



#### Figure 8.1: Audio Interface

The interface for the digital audio bus shares the same pins as the PCM codec interface. Table 8.1 lists the alternative functions.

PCM Interface	I <sup>2</sup> S Interface	
PCM_OUT	SD_OUT	
PCM_IN	SD_IN	
PCM_SYNC	WS	
PCM_CLK	SCK	

#### Table 8.1: Alternative Functions of the Digital Audio Bus Interface on the PCM1 and PCM2 Interface

#### Important Note:

The term *PCM* in Table 8.1 and its subsections refers to the PCM1 and PCM2 interface.

# 8.1 Audio Input and Output

The audio input circuitry consists of 2 independent 16-bit high-quality ADC channels:

- Programmable as either stereo or dual-mono inputs
- 1 input programmable as either microphone or line input, the other as line input only
- Each channel is independently configurable to be either single-ended or fully differential
- Each channel has an analogue and digital programmable gain stage, this also aids optimisation of different microphones

The audio output circuitry consists of a dual differential class A-B output stage.



#### Note:

CSRA64215 QFN is designed for a differential audio output. If a single-ended audio output is required, use an external differential to single-ended converter.

### 8.2 Audio Codec Interface

The main features of the interface are:

- Stereo and mono analogue input for voice band and audio band
- Stereo and mono analogue output for voice band and audio band
- Support for I<sup>2</sup>S stereo digital audio bus standard
- Support for PCM interface including PCM master codecs that require an external system clock

#### Important Note:

To avoid any confusion regarding stereo operation this data sheet explicitly states which is the left and right channel for audio output. With respect to audio input, software and any registers, channel 0 or channel A represents the left channel and channel 1 or channel B represents the right channel.

### 8.2.1 Audio Codec Block Diagram




Figure 8.2: Audio Codec Input and Output Stages

The CSRA64215 QFN audio codec uses a fully differential architecture in the analogue signal path, which results in low noise sensitivity and good power supply rejection while effectively doubling the signal amplitude. It operates from a dual power supply, VDD\_AUDIO for the audio circuits and VDD\_AUDIO\_DRV for the audio driver circuits.

### 8.2.2 ADC

The CSRA64215 QFN consists of 2 high-quality ADCs:

- Each ADC has a second-order Sigma-Delta converter
- Each ADC is a separate channel with identical functionality
- There are 2 gain stages for each channel, 1 of which is an analogue gain stage and the other is a digital gain stage

### 8.2.3 ADC Sample Rate Selection

Each ADC supports the following pre-defined sample rates, although other rates are programmable, e.g. 40 kHz:


- 8 kHz
- 11.025 kHz
- 16 kHz
- 22.050 kHz
- 24 kHz
- 32 kHz
- 44.1 kHz
- 48 kHz



# 8.2.4 ADC Audio Input Gain

Figure 8.3 shows that the CSRA64215 QFN audio input gain consists of:

- An analogue gain stage based on a pre-amplifier and an analogue gain amplifier
- A digital gain stage



#### Figure 8.3: Audio Input Gain

# 8.2.5 ADC Pre-amplifier and ADC Analogue Gain

CSRA64215 QFN has an analogue gain stage based on an ADC pre-amplifier and ADC analogue amplifier:

- The ADC pre-amplifier has 4 gain settings: 0 dB, 9 dB, 21 dB and 30 dB
- The ADC analogue amplifier gain is -3 dB to 12 dB in 3 dB steps
- The overall analogue gain for the pre-amplifier and analogue amplifier is -3 dB to 42 dB in 3 dB steps
- At mid to high gain levels it acts as a microphone pre-amplifier
- At low gain levels it acts as an audio line level amplifier

### 8.2.6 ADC Digital Gain

Table 8.2 shows that a digital gain stage inside the ADC varies between -24 dB to 21.5 dB. There is also a *fine gain interface* with a 9-bit gain setting enabling gain changes in 1/32 steps. For more information, contact CSR.

Digital Gain Selection Value	ADC Digital Gain Setting (dB)	Digital Gain Selection Value	ADC Digital Gain Setting (dB)
0	0	8	-24
1	3.5	9	-20.5
2	6	10	-18
3	9.5	11	-14.5
4	12	12	-12
5	15.5	13	-8.5
6	18	14	-6
7	21.5	15	-2.5

#### Table 8.2: ADC Audio Input Gain Rate

The firmware controls the audio input gain.



# 8.2.7 ADC Digital IIR Filter

The ADC contains 2 integrated anti-aliasing filters:

- A long IIR filter suitable for music (>44.1 kHz)
- G.722 filter is a digital IIR filter that improves the stop-band attenuation required for G.722 compliance (which
  is the best selection for 8 kHz / 16 kHz / voice)

For more information, contact CSR.

### 8.2.8 DAC

The DAC consists of:

- 2 fourth-order Sigma-Delta converters enabling 2 separate channels that are identical in functionality
- 2 gain stages for each channel, 1 of which is an analogue gain stage and the other is a digital gain stage

### 8.2.9 DAC Sample Rate Selection

Each DAC supports the following sample rates:

- 8 kHz
- 11.025 kHz
- 16 kHz
- 22.050 kHz
- 32 kHz
- 40 kHz
- 44.1 kHz
- 48 kHz
- 96 kHz

### 8.2.10 DAC Digital Gain

Table 8.3 shows that a digital gain stage inside the DAC varies between -24 dB to 21.5 dB. There is also a *fine gain interface* with a 9-bit gain setting enabling gain changes in 1/32 steps, for more information contact CSR.

Digital Gain Selection Value	DAC Digital Gain Setting (dB)	Digital Gain Selection Value	DAC Digital Gain Setting (dB)
0	0	8	-24
1	3.5	9	-20.5
2	6	10	-18
3	9.5	11	-14.5
4	12	12	-12
5	15.5	13	-8.5
6	18	14	-6
7	21.5	15	-2.5

#### Table 8.3: DAC Digital Gain Rate Selection

The overall gain control of the DAC is controlled by the firmware. Its setting is a combined function of the digital and analogue amplifier settings.

### 8.2.11 DAC Analogue Gain

Table 8.4 shows the DAC analogue gain stage consists of 8 gain selection values that represent seven 3 dB steps.



Analogue Gain Selection Value	DAC Analogue Gain Setting (dB)	Analogue Gain Selection Value	DAC Analogue Gain Setting (dB)
7	0	3	-12
6	-3	2	-15
5	-6	1	-18
4	-9	0	-21

#### Table 8.4: DAC Analogue Gain Rate Selection

The firmware controls the overall gain control of the DAC. Its setting is a combined function of the digital and analogue amplifier settings.

# 8.2.12 DAC Digital FIR Filter

The DAC contains an integrated digital FIR filter with the following modes:

- A default *long* FIR filter for best performance at ≥ 44.1 kHz.
- A *short* FIR to reduce latency.
- A narrow FIR (a very sharp roll-off at Nyquist) for G.722 compliance. Best for 8 kHz / 16 kHz.

### 8.2.13 Microphone Input

CSRA64215 QFN contains an independent low-noise microphone bias generator. The microphone bias generator is recommended for biasing electret condensor microphones. Figure 8.4 shows a biasing circuit for microphones with a sensitivity between about -40 to -60 dB (0 dB = 1 V/Pa).




Figure 8.4: Microphone Biasing

#### Where:

- The microphone bias generator derives its power from VBAT or VOUT\_3V3 and requires no capacitor on its output.
- The microphone bias generator maintains regulation within the limits 70 µA to 2.8 mA, supporting a 2 mA source typically required by 2 electret condensor microphones. If the microphone sits below these limits, then the microphone output must be pre-loaded with a large value resistor to ground.
- Biasing resistors R1 is 2.2 kΩ.
- The input impedance at LINE/MIC\_AN and LINE/MIC\_AP is typically 6 kΩ.
- C1 and C2 are 100/150 nF if bass roll-off is required to limit wind noise on the microphone.
- R1 sets the microphone load impedance and are normally around 2.2 kΩ.

G-TW-0012980.1.1



The microphone bias characteristics include:

- Power supply:
  - CSRA64215 QFN microphone supply is VBAT or VOUT\_3V3
  - Minimum input voltage = Output voltage + drop-out voltage
  - Maximum input voltage is 4.3 V
- Drop-out voltage:
  - 300 mV maximum
  - Output voltage:
    - 1.8 V or 2.6 V
    - Tolerance 90% to 110%
  - Output current:
    - 70 µA to 2.8 mA
- No load capacitor required

### 8.2.14 Line Input

Figure 8.5 and Figure 8.6 show 2 circuits for line input operation and show connections for either differential or singleended inputs.

In line input mode, the input impedance of the pins to ground varies from 6 kΩ to 34 kΩ depending on input gain setting.





Figure 8.6: Single-ended Input

### 8.2.15 Output Stage

The output stage digital circuitry converts the signal from 16-bit per sample, linear PCM of variable sampling frequency to bit stream, which is fed into the analogue output circuitry.



The analogue output circuit comprises a DAC, a buffer with gain-setting, a low-pass filter and a class AB output stage amplifier. Figure 8.7 shows that the output is available as a differential signal between SPKR\_LN and SPKR\_LP for the left channel, and between SPKR\_RN and SPKR\_RP for the right channel.



### 8.2.16 Mono Operation


Mono operation is a single-channel operation of the stereo codec. The left channel represents the single mono channel for audio in and audio out. In mono operation, the right channel is the auxiliary mono channel for dual-mono channel operation.

In single channel mono operation, disable the other channel to reduce power consumption.



# 8.2.17 Side Tone

In some applications it is necessary to implement side tone. This side tone function involves feeding a properly gained microphone signal in to the DAC stream, e.g. earpiece. The side tone routing selects the version of the microphone signal from before or after the digital gain in the ADC interface and adds it to the output signal before or after the digital gain of the DAC interface, see Figure 8.8.



The ADC provides simple gain to the side tone data. The gain values range from -32.6 dB to 12.0 dB in alternating steps of 2.5 dB and 3.5 dB, see Table 8.5.

Value	Side Tone Gain	Value	Side Tone Gain
0	-32.6 dB	8	-8.5 dB
	-30.1 dB	9	-6.0 dB
2	-26.6 dB	10	-2.5 dB
3	-24.1 dB	11	0 dB
4	-20.6 dB	12	3.5 dB
5	-18.1 dB	13	6.0 dB
6	-14.5 dB	14	9.5 dB
7	-12.0 dB	15	12.0 dB

Table 8.5: Side Tone Gain



#### Note:

The values of side tone are shown for information only. During standard operation, the application software controls the side tone gain.

The following PS Keys configure the side tone hardware:

- PSKEY\_SIDE\_TONE\_ENABLE
- PSKEY\_SIDE\_TONE\_GAIN
- PSKEY\_SIDE\_TONE\_AFTER\_ADC
- PSKEY\_SIDE\_TONE\_AFTER\_DAC

### 8.2.18 Integrated Digital IIR Filter

CSRA64215 QFN has a programmable digital filter integrated into the ADC channel of the codec. The filter is a 2-stage, second order IIR and is for functions such as custom wind noise reduction. The filter also has optional DC blocking.

The filter has 10 configuration words:

- 1 for gain value
- 8 for coefficient values
- 1 for enabling and disabling the DC blocking

The gain and coefficients are all 12-bit 2's complement signed integer with the format NN. NNNNNNNNN.

#### Note:

The position of the binary point is between bit[10] and bit[9], where bit[11] is the most significant bit.

For example:

01.111111111 = most positive number, close to 2 01.0000000000 = 1 00.0000000000 = 0 11.0000000000 = -1 10.000000000 = -2, most negative number

The filter is configured, enabled and disabled from the VM via the CodecSetIIRFilterA and CodecSetIIRFilterB traps. This requires firmware support. The configuration function takes 10 variables in the following order:



Equation 8.1 shows the equation for the IIR filter.

Filter, H(z) = Gain × 
$$\frac{(1 + b_{01} z^{-1} + b_{02} z^{-2})}{(1 + a_{01} z^{-1} + a_{02} z^{-2})} \times \frac{(1 + b_{11} z^{-1} + b_{12} z^{-2})}{(1 + a_{11} z^{-1} + a_{12} z^{-2})}$$





Equation 8.2 shows the equation for when the DC blocking is enabled.

Filter with DC Blocking,  $H_{DC}$  (z) = H(z) × (1 -  $z^{-1}$ )

### Equation 8.2: IIR Filter Plus DC Blocking Transfer Function, H<sub>DC</sub>(z)

# 8.3 PCM1 and PCM2 Interface

This section describes the digital audio interfaces for the PCM1 and PCM2 interfaces.

The PCM1 interface shares the same physical set of pins with the SPI interface. Either interface is selected using SPI\_PCM#:

- SPI\_PCM# = 1 selects SPI
- SPI\_PCM# = 0 selects PCM/PIO

The PCM2 interface shares 2 of its pins with the UART interface hardware flow control:

- PCM2\_IN = UART\_RTS
- PCM2\_CLK= UART\_CTS

#### Important Note:

The term PCM refers to PCM1 and PCM2.


The audio PCM interface on the CSRA64215 QFN supports:

- Continuous transmission and reception of PCM encoded audio data over Bluetooth.
- Processor overhead reduction through hardware support for continual transmission and reception of PCM data.
- A bidirectional digital audio interface that routes directly into the baseband layer of the firmware. It does not pass through the HCI protocol layer.
- Hardware on the CSRA64215 QFN for sending data to and from a SCO connection.
- Up to 3 SCO connections on the PCM interface at any one time.
- PCM interface master, generating PCM\_SYNC and PCM\_CLK.
- PCM interface slave, accepting externally generated PCM\_SYNC and PCM\_CLK.
- Various clock formats including:
  - Long Frame Sync
  - Short Frame Sync
  - GCI timing environments
- 13-bit or 16-bit linear, 8-bit μ-law or A-law companded sample formats.
- Receives and transmits on any selection of 3 of the first 4 slots following PCM\_SYNC.

The PCM configuration options are enabled by setting PSKEY\_PCM\_CONFIG32.


### 8.3.1 PCM Interface Master/Slave

When configured as the master of the PCM interface, CSRA64215 QFN generates PCM\_CLK and PCM\_SYNC.



### Figure 8.9: PCM Interface Master






#### Figure 8.10: PCM Interface Slave

# 8.3.2 Long Frame Sync

Long Frame Sync is the name given to a clocking format that controls the transfer of PCM data words or samples. In Long Frame Sync, the rising edge of PCM\_SYNC indicates the start of the PCM word. When CSRA64215 QFN is configured as PCM master, generating PCM\_SYNC and PCM\_CLK, then PCM\_SYNC is 8 bits long. When CSRA64215 QFN is configured as PCM Slave, PCM\_SYNC pulse length may vary from 1 PCM\_CLK cycle to half the PCM\_SYNC rate.



### Figure 8.11: Long Frame Sync (Shown with 8-bit Companded Sample)

CSRA64215 QFN samples PCM\_IN on the falling edge of PCM\_CLK and transmits PCM\_OUT on the rising edge. PCM\_OUT is configurable to switch to high impedance on the falling edge of PCM\_CLK of the last data bit or on the rising edge.

#### Note:

PCM\_OUT only goes tristate if TX\_TRISTATE\_EN = 1 and the next slot is unused.

G-TW-0000218.3.3



# 8.3.3 Short Frame Sync

In Short Frame Sync, the falling edge of PCM\_SYNC indicates the start of the PCM word. PCM\_SYNC is always 1 clock cycle long.

PCM_SYNC																		
PCM_CLK				$\Box$						$\Box$						un		
PCM_OUT	[	1	2 3	4	5	6	78	9	10	11	12	13	14	15	16-		-0000220.2.3	
PCM_IN	Undefined	1	2 3	4	5	6	7 8	9	10	11	12	13	14	15	16	Undefined	9-TW-0000	

#### Figure 8.12: Short Frame Sync (Shown with 16-bit Sample)

As with Long Frame Sync, CSRA64215 QFN samples PCM\_IN on the falling edge of PCM\_CLK and transmits PCM\_OUT on the rising edge. PCM\_OUT is configurable to switch to high impedance on the falling edge of PCM\_CLK of the last data bit or on the rising edge.

#### Note:

PCM\_OUT only goes tristate if TX\_TRISTATE\_EN = 1 and the next slot is unused.

### 8.3.4 Multi-slot Operation


More than 1 SCO connection over the PCM interface is supported using multiple slots. Up to 3 SCO connections are carried over any set of the first 4 slots.

LONG_PCM_SYNC		
Or		
SHORT_PCM_SYNC		
PCM_CLK		
		Ņ
PCM_OUT		221.3
		G-TW-0000221.3.2
PCM_IN	Do Not Care         1         2         3         4         5         6         7         8         1         2         3         4         5         6         7         8         Do Not Care	G-TW
Figur	re 8.13: Multi-slot Operation with 2 Slots and 8-bit Companded Samples	



# 8.3.5 GCI Interface

CSRA64215 QFN is compatible with the GCI, a standard synchronous 2B+D ISDN timing interface. The two 64 kbps B channels are accessed when this mode is configured.



#### Figure 8.14: GCI Interface

The start of frame is indicated by the rising edge of PCM\_SYNC, which runs at 8 kHz.

### 8.3.6 Slots and Sample Formats


CSRA64215 QFN receives and transmits on any selection of the first 4 slots following each sync pulse. Slot durations are either 8 or 16 clock cycles:

- 8 clock cycles for 8-bit sample formats.
- 16 clock cycles for 8-bit, 13-bit or 16-bit sample formats.

CSRA64215 QFN supports:

- 13-bit linear, 16-bit linear and 8-bit μ-law or A-law sample formats.
- A sample rate of 8ksps.
- Little or big endian bit order.
- For 16-bit slots, the 3 or 8 unused bits in each slot are filled with sign extension, padded with zeros or a programmable 3-bit audio attenuation compatible with some codecs.





### Figure 8.15: 16-bit Slot Length and Sample Formats

### 8.3.7 Additional Features

CSRA64215 QFN has a mute facility that forces PCM\_OUT to be 0. In master mode, CSRA64215 QFN is compatible with some codecs which control power down by forcing PCM\_SYNC to 0 while keeping PCM\_CLK running.

# 8.3.8 PCM Timing Information


Symbol	Parameter		Min	Тур	Max	Unit
				128		
		4 MHz DDS generation.	-	256	-	kHz
f <sub>mclk</sub>	PCM_CLK frequency	LK frequency		512	-	
		48 MHz DDS generation.	2.9	-	-	kHz
-	PCM_SYNC frequency f	or SCO connection	-	8	-	kHz
t <sub>mclkh</sub> (a)	PCM_CLK high	4 MHz DDS generation	980	-	-	ns
t <sub>mclkl</sub> (a)	PCM_CLK low	4 MHz DDS generation	730	-	-	ns



Symbol	Parameter		Min	Тур	Max	Unit
-	PCM_CLK jitter	48 MHz DDS generation	-	-	21	ns pk-pk
t <sub>dmclksynch</sub>	Delay time from PCM_C high	LK high to PCM_SYNC	-	-	20	ns
t <sub>dmclkpout</sub>	Delay time from PCM_C PCM_OUT	LK high to valid	-	-	20	ns
t <sub>dmclklsyncl</sub>	Delay time from PCM_CI (Long Frame Sync only)	K low to PCM_SYNC low	-	-	20	ns
t <sub>dmclkhsyncl</sub>	Delay time from PCM_C low	LK high to PCM_SYNC	-		20	ns
t <sub>dmclklpoutz</sub>	Delay time from PCM_C impedance	LK low to PCM_OUT high	-		20	ns
t <sub>dmclkhpoutz</sub>	Delay time from PCM_CI impedance		-	20	ns	
t <sub>supinclkl</sub>	Set-up time for PCM_IN	20	-	-	ns	
t <sub>hpinclkl</sub>	Hold time for PCM_CLK	low to PCM_IN invalid	0	-	-	ns

### Table 8.6: PCM Master Timing

<sup>(a)</sup> Assumes normal system clock operation. Figures vary during low-power modes, when system clock speeds are reduced.










Figure 8.17: PCM Master Timing Short Frame Sync


# CSR

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>sclk</sub>	PCM clock frequency (Slave mode: input)	64	-	(a)	kHz
f <sub>sclk</sub>	PCM clock frequency (GCI mode)	128	-	(b)	kHz
t <sub>sciki</sub>	PCM_CLK low time	200	-	-	ns
t <sub>sclkh</sub>	PCM_CLK high time	200	-	-	ns
t <sub>hsclksynch</sub>	Hold time from PCM_CLK low to PCM_SYNC high	2	-		ns
t <sub>susclksynch</sub>	Set-up time for PCM_SYNC high to PCM_CLK low	20			ns
t <sub>dpout</sub>	Delay time from PCM_SYNC or PCM_CLK, whichever is later, to valid PCM_OUT data (Long Frame Sync only)	-		20	ns
t <sub>dsclkhpout</sub>	Delay time from CLK high to PCM_OUT valid data		-	15	ns
t <sub>dpoutz</sub>	Delay time from PCM_SYNC or PCM_CLK low, whichever is later, to PCM_OUT data line high impedance	-	-	15	ns
t <sub>supinsclkl</sub>	Set-up time for PCM_IN valid to CLK low	20	-	-	ns
t <sub>hpinsclkl</sub>	Hold time for PCM_CLK low to PCM_IN invalid	2	-	-	ns

### Table 8.7: PCM Slave Timing

<sup>(a)</sup> Max frequency is the frequency defined by PSKEY\_PCM\_MIN\_CPU\_CLOCK


<sup>(b)</sup> Max frequency is twice the frequency defined by PSKEY\_PCM\_MIN\_CPU\_CLOCK





G-TW-0000226.3.2





### Figure 8.19: PCM Slave Timing Short Frame Sync

### 8.3.9 PCM\_CLK and PCM\_SYNC Generation

CSRA64215 QFN has 2 methods of generating PCM\_CLK and PCM\_SYNC in master mode:

- Generating these signals by DDS from CSRA64215 QFN internal 4 MHz clock. Using this mode limits PCM\_CLK to 128, 256 or 512 kHz and PCM\_SYNC to 8 kHz.
- Generating these signals by DDS from an internal 48 MHz clock, which enables a greater range of frequencies to be generated with low jitter but consumes more power. To select this second method set bit 48M\_PCM\_CLK\_GEN\_EN in PSKEY\_PCM\_CONFIG32. When in this mode and with long frame sync, the length of PCM\_SYNC is either 8 or 16 cycles of PCM\_CLK, determined by LONG\_LENGTH\_SYNC\_EN in PSKEY\_PCM\_CONFIG32.

PSKEY\_PCM\_USE\_LOW\_JITTER\_MODE sets the low jitter mode when the sync rate is 8 kHz and the PCM clock is set either by PSKEY\_PCM\_CLOCK\_RATE or through the audio API, see *BlueCore Audio API Specification*.

# 8.3.10 PCM Configuration

Configure the PCM by using PSKEY\_PCM\_CONFIG32 or through the audio API, see *BlueCore Audio API Specification*. The default for PSKEY\_PCM\_CONFIG32 is 0x00800000, i.e. first slot following sync is active, 13-bit linear voice format, long frame sync and interface master generating 256 kHz PCM\_CLK from 4 MHz internal clock with no tristate of PCM\_OUT.

# 8.4 I<sup>2</sup>S1 and I<sup>2</sup>S2 Interface

The CSRA64215 QFN supports 2 industry-standard I<sup>2</sup>S digital audio interfaces, left-justified or right-justified. The interfaces (I<sup>2</sup>S1 and I<sup>2</sup>S2) share the same pins as their equivalent number PCM interface (PCM1 and PCM2), which means each audio bus is mutually exclusive in its usage. Table 8.8 lists these alternative functions.



PCM Interface	I <sup>2</sup> S Interface	
PCM1_OUT	I2S1_SD_OUT	
PCM1_IN	I2S1_SD_IN	
PCM1_SYNC	I2S1_WS	
PCM1_CLK	I2S1_SCK	
PCM2_OUT	I2S2_SD_OUT	
PCM2_IN	I2S2_SD_IN	
PCM2_SYNC	12S2_WS	
PCM2_CLK	I2S2_SCK	

Table 8.8: Alternative Functions of the Digital Audio Bus Interface on the PCM Interface

#### Important Note:


In this section the terms:

- I<sup>2</sup>S refers to the I<sup>2</sup>S1 and I<sup>2</sup>S2 interfaces.
- SD\_IN refers to I2S1\_SD\_IN or I2S1\_SD\_IN.
- SD\_OUT refers to I2S1\_SD\_OUT or I2S1\_SD\_OUT.
- *WS* refers to I2S1\_WS or I2S1\_WS.
- SCK refers to I2S1\_SCK or I2S1\_SCK.

Configure the digital audio interface using PSKEY\_DIGITAL\_AUDIO\_CONFIG, see the PS Key file for more details.



Figure 8.20 shows the timing diagram for the I<sup>2</sup>S interface.



### Figure 8.20: Digital Audio Interface Modes


The internal representation of audio samples within the CSRA64215 QFN is 16-bit and data on SD\_OUT is limited to 16-bit per channel.

Symbol	Parameter	Min	Тур	Max	Unit
-	SCK Frequency	-	-	6.2	MHz
-	WS Frequency	-	-	96	kHz
t <sub>ch</sub>	SCK high time	80	-	-	ns
t <sub>cl</sub>	SCK low time	80	-	-	ns

Table 8.9: Digital Audio Interface Slave Timing



Symbol	Parameter	Min	Тур	Max	Unit
t <sub>ssu</sub>	WS valid to SCK high set-up time	20	-	-	ns
t <sub>sh</sub>	SCK high to WS invalid hold time	2.5	-	-	ns
t <sub>opd</sub>	SCK low to SD_OUT valid delay time	-	-	20	ns
t <sub>isu</sub>	SD_IN valid to SCK high set-up time	20	-	-	ns
t <sub>ih</sub>	SCK high to SD_IN invalid hold time	2.5	-		ns






Symbol	Parameter	Min	Тур	Мах	Unit
-	SCK Frequency	-	-	6.2	MHz
-	WS Frequency	-	-	96	kHz

#### Table 8.11: Digital Audio Interface Master Timing

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>spd</sub>	SCK low to WS valid delay time	-	-	39.27	ns
t <sub>opd</sub>	SCK low to SD_OUT valid delay time	-	-	18.44	ns
t <sub>isu</sub>	SD_IN valid to SCK high set-up time	18.44	-		ns
t <sub>ih</sub>	SCK high to SD_IN invalid hold time	0	-	_	ns

Table 8.12: I<sup>2</sup>S Master Mode Timing Parameters, WS and SCK as Outputs





# 9 Power Control and Regulation

For greater power efficiency the CSRA64215 QFN contains 2 switch-mode regulators:

- 1 generates a 1.80 V supply rail with an output current of 185 mA, see Section 9.1.
- 1 generates a 1.35 V supply rail with an output current of 160 mA, see Section 9.2.
- Combining the 2 switch-mode regulators in parallel generates a single 1.80 V supply rail with an output current of 340 mA, see Section 9.3.

CSRA64215 QFN contains 4 LDO linear regulators:

- 3.30 V bypass regulator, see Section 9.4.
- 0.85 V to 1.20 V VDD\_DIG linear regulator, see Section 9.5.
- 1.35 V VDD\_AUX linear regulator, see Section 9.6.
- 1.35 V VDD\_ANA linear regulator, see Section 9.7.

The recommended configurations for power control and regulation on the CSRA64215 QFN are:

- 3 switch-mode configurations:
  - A 1.80 V and 1.35 V dual-supply rail system using the 1.80 V and 1.35 V switch-mode regulators, see Figure 9.1. This is the default power control and regulation configuration for the CSRA64215 QFN.
  - A 1.80 V single-supply rail system using the 1.80 V switch-mode regulator.
  - A 1.80 V parallel-supply rail system for higher currents using the 1.80 V and 1.35 V switch-mode regulators with combined outputs, see Figure 9.2.
- A linear configuration using an external 1.8 V rail omitting all regulators

Table 9.1 shows settings for the recommended configurations for power control and regulation on the CSRA64215 QFN.

Supply Configuration	Regulators				Querely Deil	
	Switch-mode		VDD_AUX	VDD_ANA	Supply Rail	
	1.8 V	LinearLinear1.8 V1.35 VRegulatorRegulatorRegulator		1.8 V	1.35 V	
Dual-supply SMPS	ON	ON	OFF	OFF	SMPS	SMPS
Single-supply SMPS	ON	OFF	ON	ON	SMPS	LDO
Parallel- supply SMPS	ON	ON	ON	ON	SMPS	LDO
Linear supply	OFF	OFF	ON	ON	External	LDO

Table 9.1: Recommended Configurations for Power Control and Regulation

For more information on CSRA64215 QFN power supply configuration, see the *Configuring the Power Supplies on CSR8670* application note.






Figure 9.1: 1.80 V and 1.35 V Dual-supply Switch-mode System Configuration






Figure 9.2: 1.80 V Parallel-supply Switch-mode System Configuration



# 9.1 1.8 V Switch-mode Regulator

CSR recommends using the integrated switch-mode regulator to power the 1.80 V supply rail.

Figure 9.3 shows that an external LC filter circuit of a low-resistance series inductor, L1 (4.7  $\mu$ H), followed by a low ESR shunt capacitor, C3 (2.2  $\mu$ F), is required between the LX\_1V8 terminal and the 1.80 V supply rail. Connect the 1.80 V supply rail and the SMPS\_1V8\_SENSE pin.




Figure 9.3: 1.8 V Switch-mode Regulator Output Configuration

Minimise the series resistance of the tracks between the regulator input, VBAT and VOUT\_3V3, ground terminals, the filter and decoupling components, and the external voltage source to maintain high-efficiency power conversion and low supply ripple.

Ensure a solid ground plane between C1, C2, C3 and VSS\_SMPS\_1V8.

Also minimise the collective parasitic capacitance on the track between LX\_1V8 and the inductor L1, to maximise efficiency.

For the regulator to meet its specifications it requires a total resistance of  $< 1.0 \Omega$  ( $< 0.5 \Omega$  recommended) for the following:

- The track between the battery and VBAT.
- The track between LX\_1V8 and the inductor.
- The inductor, L1, ESR.
- The track between the inductor, L1, and the sense point on the 1.80 V supply rail.

The following enable the 1.80 V switch-mode regulator:

- VREGENABLE pin
- The CSRA64215 QFN firmware with reference to PSKEY\_PSU\_ENABLES
- VCHG pin

The switching frequency is adjustable by setting an offset from 4.00 MHz using PSKEY\_SMPS\_FREQ\_OFFSET, which also affects the 1.35 V switch-mode regulator.

When the 1.80 V switch-mode regulator is not required, leave unconnected:

- The regulator input VBAT and VOUT\_3V3
- The regulator output LX\_1V8



# 9.2 1.35 V Switch-mode Regulator

CSR recommends using the integrated switch-mode regulator to power the 1.35 V supply rail.

Figure 9.4 shows that an external LC filter circuit of a low-resistance series inductor L1 (4.7  $\mu$ H), followed by a low ESR shunt capacitor, C3 (4.7  $\mu$ F), is required between the LX\_1V35 terminal and the 1.35 V supply rail. Connect the 1.35 V supply rail and the SMPS\_1V35\_SENSE pin.




Figure 9.4: 1.35 V Switch-mode Regulator Output Configuration

Minimise the series resistance of the tracks between the regulator input, VBAT and VOUT\_3V3, ground terminals, the filter and decoupling components, and the external voltage source to maintain high-efficiency power conversion and low supply ripple.

Ensure a solid ground plane between C1, C2, C3 and VSS\_SMPS\_1V35.

Also minimise the collective parasitic capacitance on the track between LX\_1V35 and the inductor L1, to maximise efficiency.

For the regulator to meet its specifications it requires a total resistance of  $< 1.0 \Omega$  ( $< 0.5 \Omega$  recommended) for the following:

- The track between the battery and VBAT.
- The track between LX\_1V8 and the inductor.
- The inductor, L1, ESR.
- The track between the inductor, L1, and the sense point on the 1.35 V supply rail.

The following enable the 1.35 V switch-mode regulator:

- VREGENABLE pin
- The CSRA64215 QFN firmware with reference to PSKEY\_PSU\_ENABLES
- VCHG pin

The switching frequency is adjustable by setting an offset from 4.00 MHz using PSKEY\_SMPS\_FREQ\_OFFSET, which also affects the 1.80 V switch-mode regulator.

When the 1.35 V switch-mode regulator is not required, leave unconnected:

- The regulator input VBAT and VOUT\_3V3
- The regulator output LX\_1V35



# 9.3 1.8 V and 1.35 V Switch-mode Regulators Combined

For applications that require a single 1.80 V supply rail with higher currents CSR recommends combining the outputs of the integrated 1.80 V and 1.35 V switch-mode regulators in parallel to power a single 1.80 V supply rail, see Figure 9.5.

Figure 9.5 shows that an external LC filter circuit of a low-resistance series inductor L1 (4.7  $\mu$ H), followed by a low ESR shunt capacitor, C3 (2.2  $\mu$ F), is required between the LX\_1V8 terminal and the 1.80 V supply rail. Connect the 1.80 V supply rail and the SMPS\_1V8\_SENSE pin and ground the SMPS\_1V35\_SENSE pin.




Figure 9.5: 1.8 V and 1.35 V Switch-mode Regulators Outputs Parallel Configuration

Minimise the series resistance of the tracks between the regulator input VBAT and VOUT\_3V3, ground terminals, the filter and decoupling components, and the external voltage source to maintain high-efficiency power conversion and low supply ripple.

Ensure a solid ground plane between C1, C2, C3, VSS\_SMPS\_1V8 and VSS\_SMPS\_1V35.

Also minimise the collective parasitic capacitance on the track between LX\_1V8, LX\_1V35 and the inductor L1, to maximise efficiency.

For the regulator to meet the its specifications it requires a total resistance of <1.0  $\Omega$  (<0.5  $\Omega$  recommended) for the following:

- The track between the battery and VBAT.
- The track between LX\_1V8, LX\_1V35 and the inductor.
- The inductor L1, ESR.
  - The track between the inductor, L1, and the sense point on the 1.80 V supply rail.

The following enable the 1.80 V switch-mode regulator:

- VREGENABLE pin
  - The CSRA64215 QFN firmware with reference to PSKEY\_PSU\_ENABLES
- VCHG pin

The switching frequency is adjustable by setting an offset from 4.00 MHz using PSKEY\_SMPS\_FREQ\_OFFSET.

When the 1.80 V switch-mode regulator is not required, leave unconnected:

- The regulator input VBAT and VOUT\_3V3
- The regulator output LX\_1V8

### 9.3.1 Inductor Choice

Correct switch-mode power supply performance depends on inductor choice. A key parameter is the saturation current of the inductor. As an inductor saturates, its effective inductance decreases significantly, leading to the switching currents increasing further. This can eventually lead to:



- Poor regulator performance
- RF interference
- Possible instability

CSR recommends inductor selection ensures that the inductance reduction at 250 mA is less than 30% of nominal inductance. This is often stated as the inductor parameter *Rated Current (L change) Max* and the value is the current at which the rated inductance has fallen by a specified percentage.

#### Note:

Some inductor manufacturers state the inductor's rated current as the temperature rise (DC current at which the inductor temperature increases by a specified temperature). This is not the same as saturation current.

The saturation performance can be particularly poor with small package inductors.

Another key inductor parameter is the DC resistance, because high DC resistance in the inductor decreases switchmode power supply efficiency.

#### Note:

Pay attention to the frequency for the inductor specified parameters. The switch-mode power supply operates at 4 MHz, so inductor parameters should be stated at 4 MHz or higher.

Table 9.2 shows CSR's testing and characterisation carried out on boards using Taiyo-Yuden CB2012T4R7M parts (0805 (2012 metric) package).

Parameter	Min	Тур	Мах	Unit
Nominal inductance value (±20% tolerance)	3.84	4.7	5.64	μH
Inductor R <sub>dc</sub> for SMPS stability	0.1	0.25	1	Ω
Inductor R <sub>dc</sub> for SMPS efficiency	0.1	0.25	0.4	Ω
Inductor saturation current (-30% reduction from the nominal inductor value)	250	-	-	mA
Inductor self-resonant frequency	10	-	-	MHz
Direct capacitance on SMPS output (including tolerance and de-rating)	1.5	2.2 / 4.7	10	μF

### Table 9.2: Inductor Choice, CSR's Testing and Characterisation

# 9.4 Bypass LDO Linear Regulator

The integrated bypass LDO linear regulator is available as a 3.30 V supply rail and is an alternative supply rail to the battery supply. This is especially useful when the battery has no charge and the CSRA64215 QFN needs to power up. The input voltage should be between 4.25 V to 6.50 V.

#### Note:

The integrated bypass LDO linear regulator can operate down to 3.1 V with a reduced performance.

Externally decouple the output of this regulator using a low ESR MLC capacitor of a minimum 2.2  $\mu$ F to the VOUT\_3V3 pin.

The output voltage is switched on when VCHG gets above 3.0 V.

# 9.5 Low-voltage VDD\_DIG Linear Regulator

The integrated low-voltage VDD\_DIG linear regulator powers the digital circuits on CSRA64215 QFN. Externally decouple the output of this regulator using a low ESR MLC capacitor of 470 nF.



# 9.6 Low-voltage VDD\_AUX Linear Regulator

The integrated low-voltage VDD\_AUX linear regulator is optionally available to provide a 1.35 V auxiliary supply rail when the 1.35 V switch-mode regulator is not used. When using the integrated low-voltage VDD\_AUX linear regulator, externally decouple the output of this regulator using a low ESR MLC capacitor of a minimum 470 nF to the VDD\_AUX pin.

# 9.7 Low-voltage VDD\_ANA Linear Regulator

The integrated low-voltage VDD\_ANA linear regulator is optionally available to power the 1.35 V analogue supply rail when the 1.35 V switch-mode regulator is not used. When using the integrated low-voltage VDD\_ANA linear regulator, externally decouple the output of this regulator using a 2.2 µF low ESR MLC capacitor to the VDD\_ANA pin.

# 9.8 Voltage Regulator Enable

When using the integrated regulators the voltage regulator enable pin, VREGENABLE, enables the CSRA64215 QFN and the following regulators:

- 1.8 V switch-mode regulator
- 1.35 V switch-mode regulator
- Low-voltage VDD\_DIG linear regulator
- Low-voltage VDD\_AUX linear regulator

The VREGENABLE pin is active high, with a pull-down, typical 100 k $\Omega$ , which is disabled by PSKEY\_VREG\_ENABLE\_STRONG\_PULL.

CSRA64215 QFN boots-up when the voltage regulator enable pin is pulled high typically for 10 to 15 ms, enabling the regulators. The firmware then latches the regulators on. The voltage regulator enable pin can then be released.

The status of the VREGENABLE pin is available to firmware through an internal connection. VREGENABLE also works as an input line.

Note:

VREGENABLE should be asserted after the VBAT supply when VREGENABLE is not used as a power-on button.

# 9.9 External Regulators and Power Sequencing

CSR recommends that the integrated regulators supply the CSRA64215 QFN and it is configured based on the information in this data sheet.

If any of the supply rails for the CSRA64215 QFN are supplied from an external regulator, then it should match or be better than the internal regulator available on CSRA64215 QFN. For more information see regulator characteristics in Section 12.

Note:

The internal regulators described in Section 9.1 to Section 9.7 are not recommended for external circuitry other than that shown in Section 11.

For information about power sequencing of external regulators to supply the CSRA64215 QFN contact CSR.

# 9.10 Reset, RST#

CSRA64215 QFN is reset from several sources:

- RST# pin
- Power-on reset
- USB charger attach reset
- Software configured watchdog timer

The RST# pin is an active low reset. Assert the reset signal for a period >5 ms to ensure a full reset.

At reset the digital I/O pins are set to inputs for bidirectional pins and outputs are set to tristate.



#### Note:

Reset can also be triggered by a UART break symbol if:

- Host interface is any UART transport and
- PSKEY\_HOSTIO\_UART\_RESET\_TIMEOUT is set to a non-zero value (>1000)

A warm reset function is also available under software control. After a warm reset RAM data remains available.

### 9.10.1 Digital Pin States on Reset

Table 9.3 shows the pin states of CSRA64215 QFN on reset.

Pin Name	I/O Туре	Full Chip Reset	Pin Name	І/О Туре	Full Chip Reset
USB_DP	Digital bidirectional	N/A	PIO[6]	Digital bidirectional	PDS
USB_DN	Digital bidirectional	N/A	PIO[7]	Digital bidirectional	PDS
PIO[0]	Digital bidirectional	PUS	PIO[8]	Digital bidirectional	PUS
PIO[1]	Digital bidirectional	PUS	PIO[9]	Digital bidirectional	PDS
PIO[2]	Digital bidirectional	PDW	PIO[16]	Digital bidirectional	PUS
PIO[3]	Digital bidirectional	PDW	PIO[17]	Digital bidirectional	PDS
PIO[4]	Digital bidirectional	PDW	PIO[18]	Digital bidirectional	PDW
PIO[5]	Digital bidirectional	PDW	PIO[21]	Digital bidirectional	PDW

### Table 9.3: Pin States on Reset

#### Note:

PUS = Strong pull-up

PDS = Strong pull-down

PUW = Weak pull-up

PDW = Weak pull-down

### 9.10.2 Status After Reset

The status of CSRA64215 QFN after a reset is:

- Warm reset: baud rate and RAM data remain available
- Cold reset: baud rate and RAM data not available

# 9.11 Automatic Reset Protection

CSRA64215 QFN includes an automatic reset protection circuit which restarts/resets CSRA64215 QFN when an unexpected reset occurs, e.g. ESD strike or lowering of RST#. The automatic reset protection circuit enables resets from the VM without the requirement for external circuitry.

#### Note:

The reset protection is cleared after typically 2 s (1.6 s min to 2.4 s max).

If RST# is held low for >2.4 s CSRA64215 QFN turns off. A rising edge on VREGENABLE or VCHG is required to power on CSRA64215 QFN.



# 10 Battery Charger

# 10.1 Battery Charger Hardware Operating Modes

The battery charger hardware is controlled by the VM. The battery charger has 5 modes:

- Disabled
- Trickle charge
- Fast charge
- Standby: fully charged or float charge
- Error: charging input voltage, VCHG, is too low


The battery charger operating mode is determined by the battery voltage and current, see Table 10.1 and Figure 10.1.

Mode	Battery Charger Enabled	VBAT_SENSE
Disabled	No	X
Trickle charge	Yes	>0 and <v<sub>fast</v<sub>
Fast charge	Yes	>V <sub>fast</sub> and <v<sub>float</v<sub>
Standby	Yes	I <sub>term</sub> <sup>(a)</sup> and >(V <sub>float</sub> - V <sub>hyst</sub> )
Error	Yes	>(VCHG - 50mV)

#### Table 10.1: Battery Charger Operating Modes Determined by Battery Voltage and Current

<sup>(a)</sup> I<sub>term</sub> is approximately 10% of I<sub>fast</sub> for a given I<sub>fast</sub> setting

Figure 10.1 shows the mode-to-mode transition voltages. These voltages are fixed and calibrated by CSR. The transition between modes can occur at any time.



### Figure 10.1: Battery Charger Mode-to-Mode Transition Diagram

Note:

The battery voltage remains constant in Fast Charge Constant Voltage Mode, the curved line on Figure 10.1 is for clarity only.

The internal charger circuit can provide up to 200 mA of charge current, for currents higher than this the CSRA64215 QFN can control an external pass transistor.



# 10.1.1 Disabled Mode

In the disabled mode the battery charger is fully disabled and draws no active current on any of its terminals.

### 10.1.2 Trickle Charge Mode

In the trickle charge mode, when the voltage on VBAT\_SENSE is lower than the  $V_{fast}$  threshold, a current of approximately 10% of the fast charge current,  $I_{fast}$ , is sourced from the VBAT pin.

The V<sub>fast</sub> threshold detection has hysteresis to prevent the charger from oscillating between modes.

### 10.1.3 Fast Charge Mode

When the voltage on VBAT\_SENSE is greater than  $V_{fast}$ , the current sourced from the VBAT pin increases to  $I_{fast}$ .  $I_{fast}$  is between 10 mA and 200 mA set by PS Key or a VM trap. In addition,  $I_{fast}$  is calibrated in production test to correct for process variation in the charger circuit.

The current is held constant at I<sub>fast</sub> until the voltage at VBAT\_SENSE reaches V<sub>float</sub>, then the charger reduces the current sourced to maintain a constant voltage on the VBAT\_SENSE pin.

When the current sourced is below the termination current, I<sub>term</sub>, the charging stops and the charger enters standby mode. I<sub>term</sub> is typically 10% of the fast charge current.

### 10.1.4 Standby Mode

When the battery is fully charged, the charger enters standby mode, and battery charging stops. The battery voltage on the VBAT\_SENSE pin is monitored, and when it drops below a threshold set at  $V_{hyst}$  below the final charging voltage,  $V_{float}$ , the charger re-enters fast charge mode.

### 10.1.5 Error Mode

The charger enters the error mode if the voltage on the VCHG pin is too low to operate the charger correctly (VBAT\_SENSE is greater than VCHG - 50 mV (typical)).

In this mode, charging is stopped. The battery charger does not require a reset to resume normal operation.

# 10.2 Battery Charger Trimming and Calibration

The battery charger default trim values are written by CSR into non-volatile memory when each IC is characterised. CSR provides various PS Keys for overriding the default trims.

# 10.3 VM Battery Charger Control

The VM charger code has overall supervisory control of the battery charger and is responsible for:

- Responding to charger power connection/disconnection events
- Monitoring the temperature of the battery
- Monitoring the temperature of the die to protect against silicon damage
- Monitoring the time spent in the various charge states
- Enabling/disabling the charger circuitry based on the monitored information
- Driving the user visible charger status LED(s)

# 10.4 Battery Charger Firmware and PS Keys

The battery charger firmware sets up the charger hardware based on the PS Key settings and traps called from the VM charger code. It also performs the initial analogue trimming. Settings for the charger current depend on the battery capacity and type, which are set by the user in the PS Keys.


For more information on the CSRA64215 QFN, including details on setting up, calibrating, trimming and the PS Keys, see *Lithium Polymer Battery Charger Calibration and Operation for CSR8670* application note.



# 10.5 External Mode

The external mode is for charging higher capacity batteries using an external pass device. The current is controlled by sinking a varying current into the CHG\_EXT pin, and the current is determined by measuring the voltage drop across a resistor,  $R_{sense}$ , connected in series with the external pass device, see Figure 10.2. The voltage drop is determined by looking at the difference between the VBAT\_SENSE and VBAT pins. The voltage drop across  $R_{sense}$  is typically 200 mV. The value of the external series resistor determines the charger current. This current can be trimmed with a PS Key.

Figure 10.2 shows R1 (220 m $\Omega$ ) and C1 (4.7  $\mu$ F) form an RC snubber that is required to maintain stability across all battery ESRs. The battery ESR must be <1.0  $\Omega$ .





G-TW-0005585.3.2

**CSR** 

# **11 Example Application Schematic**





Figure 11.1: Example Application Schematic



Page 68 of 106 CS-323092-DSP3 www.csr.com

# **CSR**



# Single 1.8 V-only supply. No USB, No switch modes.




VDD SV/SIO0 CE 1 SV/SIO1 SCK WP/SIO2 HOLD/SIO3 VSS -


SPI Flash

QSPI\_FLASH\_CS# QSPI\_FLASH\_CLK

Quad SPI Flash



# Single 3.3 V only supply. USB, Dual switch-modes.





G-TW-0015981.1.2



# **12 Electrical Characteristics**

# 12.1 Absolute Maximum Ratings

Rating		Min	Мах	Unit
Storage temperature		-40	105	°C
Supply Voltage				
5 V (USB VBUS)	VCHG	-0.4	6.50	V
3.3 V	SMP_BYP	-0.4	3.60	V
3.3 V	VDD_USB	-0.4	3.60	V
	LED[2:0]	-0.4	4.40	V
	SMP_VBAT	-0.4	4.25	V
Battery	VBAT_SENSE	-0.4	4.40	V
	VREGENABLE	-0.4	4.40	V
PIO	VDD_PADS_1	-0.4	3.60	V
	VDD_PADS_2	-0.4	3.60	V
	SMPS_1V8_SENSE	-0.4	1.95	V
1.8 V	VDD_AUDIO_DRV	-0.4	1.95	V
	VDD_AUX_1V8	-0.4	1.95	V
1.35 V	SMPS_1V35_SENSE	-0.4	1.45	V
	VDD_AUDIO	-0.4	1.45	V
	VREGIN_DIG	-0.4	1.95	V
Other terminal voltages		VSS - 0.4	VDD + 0.4 ≤ 3.60 <sup>(a)</sup>	V

(a) VDD is the VDD\_PADS supply domain for this I/O. For more information, see Section 1.2. Voltage should not exceed 3.6 V on any I/O.



## 12.2 Recommended Operating Conditions

Rating	Rating		Тур	Max	Unit
Operating tempera	ature range	-40	20	85	°C
Supply Voltage		2		2	
5 V (USB VBUS)	VCHG	4.75 / 3.10 <sup>(a)</sup>	5.00	6.50	V
2.2.1/	SMP_BYP	3.10	3.30	3.60	V
3.3 V	VDD_USB	3.10	3.30	3.60	V
	LED[2:0]	1.10	3.70	4.30	V
Dotton/	SMP_VBAT	2.50	3.70	4.30	V
Battery	VBAT_SENSE	0	3.70	4.25	V
	VREGENABLE	0	3.70	4.25	V
PIO	VDD_PADS_1	1.70	1.80	3.60	V
FIO	VDD_PADS_2	1.70	1.80	3.60	V
	SMPS_1V8_SENSE	1.70	1.80	1.95	V
1.8 V	VDD_AUDIO_DRV	1.70	1.80	1.95	V
	VDD_AUX_1V8	1.70	1.80	1.95	V
	SMPS_1V35_SENSE	1.30	1.35	1.45	V
1.35 V	VDD_AUDIO	1.30	1.35	1.45	V
	VREGIN_DIG	1.30	1.35 or 1.80 <sup>(b)</sup>	1.95	V

<sup>(a)</sup> Minimum input voltage of 4.75 V is required for full specification. Regulator operates at reduced load current from 3.1 V.

<sup>(b)</sup> Typical value depends on output required by the low-voltage VDD\_DIG linear regulator, see Section 12.3.2.2



## 12.3 Input/Output Terminal Characteristics

#### Note:

For all I/O terminal characteristics:

Current drawn into a pin is defined as positive. Current supplied out of a pin is defined as negative.

#### 12.3.1 Regulators: Available For External Use

#### 12.3.1.1 1.8 V Switch-mode Regulator

1.8 V Switch-mode Regulator	Min	Тур	Max	Unit
Input voltage	2.80	3.70	4.25	v
Output voltage	1.70	1.80	1.90	V
Normal Operation				
Transient settling time	-	30	-	μs
Load current	-	-	185	mA
Current available for external use, audio with 16 $\Omega$ load $^{(a)}$		-	25	mA
Peak conversion efficiency <sup>(b)</sup>		90	-	%
Switching frequency	3.63	4.00	4.00	MHz
Inductor saturation current (-30% reduction from the nominal inductor value)	250	-	-	mA
Inductor ESR	0.1	0.3	0.8	Ω
Low-power Mode, Automatically Entered in Deep Sleep	•			
Transient settling time	-	200	-	μs
Load current	0.005	-	5	mA
Current available for external use	-	-	5	mA
Peak conversion efficiency	-	85	-	%
Switching frequency	100	-	200	kHz

<sup>(a)</sup> More current available for audio loads above 16  $\Omega$ .

<sup>(b)</sup> Conversion efficiency depends on inductor selection.

#### 12.3.1.2 Combined 1.8 V and 1.35 V Switch-mode Regulator

Combined 1.8 V and 1.35 V Switch-mode Regulator	Min	Тур	Max	Unit
Input voltage	2.80	3.60	4.25	V
Output voltage	1.70	1.80	1.90	V
Normal Operation		-		
Transient settling time	-	30	-	μs
Load current	-	-	340	mA
Current available for external use, audio with 16 $\Omega$ load $^{(a)}$	-	-	25	mA
Peak conversion efficiency <sup>(b)</sup>	-	90	-	%
Switching frequency	3.63	4.00	4.00	MHz
Inductor saturation current (-30% reduction from the nominal inductor value)	250	-	-	mA
Inductor ESR	0.1	0.3	0.8	Ω
Low-power Mode, Automatically Entered in Deep Sleep				
Transient settling time		200	-	μs
Load current	0.005	-	5	mA
Current available for external use	-	-	5	mA
Peak conversion efficiency	-	85	-	%
Switching frequency	100	-	200	kHz

 $^{(a)}$  More current available for audio loads above 16  $\Omega$ .

<sup>(b)</sup> Conversion efficiency depends on inductor selection.





#### 12.3.1.3 Bypass LDO Regulator

Normal Operation	Min	Тур	Мах	Unit
Input voltage	4.25 / 3.10 <sup>(a)</sup>	5.00	5.75 / 6.50	V
Output voltage (V <sub>in</sub> > 4.75 V)	3.00	3.30	3.60	V
Output current (V <sub>in</sub> > 4.75 V)	-	-	250	mA

(a) Minimum input voltage of 4.25 V is required for full specification, regulator operates at reduced load current from 3.1 V.

#### 12.3.2 Regulators: For Internal Use Only

#### 12.3.2.1 1.35 V Switch-mode Regulator

1.35 V Switch-mode Regulator	Min	Тур	Max	Unit
		Чүр	WidA	Onit
Input voltage	2.80	3.60	4.25	V
Output voltage	1.30	1.35	1.40	V
Normal Operation				
Transient settling time		30	-	μs
Load current		-	160	mA
Current available for external use	-	-	0	mA
Peak conversion efficiency <sup>(a)</sup>	-	88	-	%
Switching frequency	3.63	4.00	4.00	MHz
Inductor saturation current (-30% reduction from the nominal inductor value)	250	-	-	mA
Inductor ESR	0.1	0.3	0.8	Ω
Low-power Mode, Automatically Entered in Deep Sleep		·		
Transient settling time	-	200	-	μs
Load current	0.005	-	5	mA
Current available for external use	-	-	0	mA
Peak conversion efficiency	-	85	-	%
Switching frequency	100	-	200	kHz

<sup>(a)</sup> Conversion efficiency depends on inductor selection.



#### 12.3.2.2 Low-voltage VDD\_DIG Linear Regulator

Normal Operation	Min	Тур	Max	Unit
Input voltage	1.30	1.35 or 1.80	1.95	V
Output voltage <sup>(a)</sup>	0.80	0.90 / 1.20	1.25	V
Internal load current	-	-	80	mA
(a) Output voltage level is software controlled.				

#### 12.3.2.3 Low-voltage VDD\_AUX Linear Regulator

Normal Operation	Min	Тур	Max	Unit
Input voltage	1.70	1.80	1.95	V
Output voltage	1.30	1.35	1.45	V
Internal load current	-	-	5	mA

#### 12.3.2.4 Low-voltage VDD\_ANA Linear Regulator

Normal Operation	Min	Тур	Max	Unit
Input voltage	1.70	1.80	1.95	V
Output voltage	1.30	1.35	1.45	V
Load current	-	-	60	mA

### 12.3.3 Regulator Enable

VREGENABLE, Switching Threshold	Min	Тур	Max	Unit
Rising threshold	-	-	1.0	V

#### 12.3.4 Battery Charger

Battery Charger	Min	Тур	Max	Unit
Input voltage, VCHG	4.75 / 3.10 <sup>(a)</sup>	5.00	6.50	V

<sup>(a)</sup> Reduced specification from 3.1 V to 4.75 V. Full specification >4.75 V.

Trickle Charge Mode	Min	Тур	Max	Unit
Charge current $I_{\text{trickle}},$ as percentage of fast charge current	8	10	12	%
V <sub>fast</sub> rising threshold	-	2.9	-	V
V <sub>fast</sub> rising threshold trim step size	-	0.1	-	V
V <sub>fast</sub> falling threshold	-	2.8	-	V

Fast Charge Mode		Min	Тур	Max	Unit
Charge current during constant current mode, I <sub>fast</sub>	Maximum charge setting (VCHG-VBAT > 0.55 V)	194	200	206	mA
	Minimum charge setting (VCHG-VBAT > 0.55 V)	-	10	-	mA
Reduced headroom charge current, as a percentage of $I_{fast}$	(VCHG-VBAT < 0.55 V)	50	-	100	%
Charge current step size			10	-	mA
V <sub>float</sub> threshold, calibrated		4.16	4.20	4.24	V
Charge termination current Iterm, as per	centage of I <sub>fast</sub>	7	10	20	%
Standby Mode		Min	Тур	Max	Unit
Voltage hysteresis on VBAT, V <sub>hyst</sub>		100	-	150	mV
Error Charge Mode		Min	Тур	Мах	Unit

Headroom<sup>(a)</sup> error falling threshold <sup>(a)</sup> Headroom = VCHG - VBAT

External Charge Mode <sup>(a)</sup>	Min	Тур	Max	Unit
Fast charge current, I <sub>fast</sub>	200	-	500	mA
Control current into CHG_EXT	0	-	20	mA
Voltage on CHG_EXT	0	-	5.75 / 6.50	V
External pass device h <sub>fe</sub>	-	50	-	-
Sense voltage, between VBAT_SENSE and VBAT at maximum current	195	200	205	mV

\_

50

(a) In the external mode, the battery charger meets all the previous charger electrical characteristics and the additional or superseded electrical characteristics are listed in this table.

mV

-



#### 12.3.5 USB

	Min	Тур	Max	Unit
DD_USB for correct USB operation	3.1	3.3	3.6	V
put Threshold		-		
<sub>IL</sub> input logic level low	-	-	0.3 x VDD_USB	V
<sub>IH</sub> input logic level high	0.7 x VDD_USB	-		v
utput Voltage Levels to Correctly Terminated USB Cable				
<sub>OL</sub> output logic level low	0	-	0.2	V
<sub>OH</sub> output logic level high	2.8	-	VDD_USB	V



### 12.3.6 Stereo Codec: Analogue to Digital Converter

Parameter	Conditions		Min	Тур	Max	Unit
Resolution	-		-	-	16	Bits
Input Sample Rate, F <sub>sample</sub>	-	8	-	48	kHz	
Maximum ADC Input Signal Amplitude	0 dB = 1600 mV <sub>pk-pk</sub>		13	-	2260	mV <sub>pk-pk</sub>
		F <sub>sample</sub>				
	f <sub>in</sub> = 1 kHz	8 kHz	-	94.4	-	dB
	B/W = 20 Hz→F <sub>sample</sub> /2 (20 kHz max)	16 kHz	-	92.4	-	dB
SNR	A-Weighted THD+N < 0.1% 1.6 V <sub>pk-pk</sub> input	32 kHz	-	92.5	-	dB
		44.1 kHz		93.2	-	dB
		48 kHz		91.9	-	dB
	f <sub>in</sub> = 1 kHz	F <sub>sample</sub>				
THD+N	B/W = 20 Hz→F <sub>sample</sub> /2 (20 kHz max) 1.6 V <sub>pk-pk</sub> input	8 kHz	-	0.004	-	%
		48 kHz	-	0.016	-	%
Digital gain	Digital gain resolution = 1/3	2	-24	-	21.5	dB
Analogue gain	Pre-amplifier setting = 0 dB, 30 dB Analogue setting = -3 dB to steps		-3	-	42	dB
	sstalk)		-	-89.9	-	dB



### 12.3.7 Stereo Codec: Digital to Analogue Converter

Parameter	Conditions			Min	Тур	Max	Unit
Resolution	-			-	-	16	Bits
Output Sample Rate, F <sub>sample</sub>	-				-	96	kHz
	f <sub>in</sub> = 1 kHz	F <sub>sample</sub>	Load		4		
SNR	B/W = 20 Hz→20 kHz	48 kHz	100 kΩ	-	95.4		dB
	A-Weighted THD+N < 0.1%	48 kHz	32 Ω	-	96.5	-	dB
	0 dBFS input	48 kHz	16 Ω	-	95.8	-	dB
		F <sub>sample</sub>	Load			<u>~</u>	
	f <sub>in</sub> = 1 kHz B/W = 20 Hz→20 kHz 0 dBFS input	8 kHz	100 kΩ		0.0021	-	%
		8 kHz	32 Ω	5	0.0031	-	%
THD+N		8 kHz	16 Ω		0.0034	-	%
		48 kHz	100 kΩ	-	0.0037	-	%
		48 kHz	32 Ω	-	0.0029	-	%
		48 kHz	16 Ω	-	0.0042	-	%
Digital Gain	Digital Gain Resolution	= 1/32		-24	-	21.5	dB
Analogue Gain	Analogue Gain Resoluti	ion = 3 dB		-21	-	0	dB
Output voltage	Full-scale swing (differe	ential)		-	-	778	mV rms
	(crosstalk)			-	-90.5	-	dB



#### 12.3.8 Digital

Digital Terminals	Min	Тур	Мах	Unit				
Input Voltage								
V <sub>IL</sub> input logic level low	-0.4	-	0.4	V				
V <sub>IH</sub> input logic level high	0.7 x VDD	-	VDD + 0.4	V				
Tr/Tf	-	-	25	ns				
Output Voltage								
$V_{OL}$ output logic level low, $I_{OL}$ = 4.0 mA	-	-	0.4	V				
$V_{OH}$ output logic level high, $I_{OH}$ = -4.0 mA	0.75 X VDD	-	-	v				
Tr/Tf	-		5	ns				
Input and Tristate Currents								
Strong pull-up	-150	-40	-10	μA				
Strong pull-down	10	40	150	μA				
Weak pull-up	-5	-1.0	-0.33	μA				
Weak pull-down	0.33	1.0	5.0	μA				
C <sub>I</sub> Input Capacitance	1.0	-	5.0	pF				

# 12.3.9 LED Driver Pads

LED Driver Pads	Min	Тур	Max	Unit	
Current	High impedance state	-	-	5	μA
Current, I <sub>PAD</sub>	Current sink state	-	-	10	mA
LED pad voltage, V <sub>PAD</sub>	I <sub>PAD</sub> = 10 mA	-	-	0.55	V
LED pad resistance	V <sub>PAD</sub> < 0.5 V	-	-	40	Ω
V <sub>OL</sub> output logic level low <sup>(a)</sup>		-	0	-	V
V <sub>OH</sub> output logic level high <sup>(a)</sup>		-	0.8	-	V
V <sub>IL</sub> input logic level low		-	0	-	V
V <sub>IH</sub> input logic level high	V <sub>IH</sub> input logic level high		0.8	-	V

 $^{\rm (a)}$  LED output port is open-drain and requires a pull-up

### 12.3.10 Auxiliary ADC

Auxiliary ADC		Min	Тур	Max	Unit
Resolution		-	-	10	Bits
Input voltage range <sup>(a)</sup>		0	-	VDD_AUX	V
Accuracy	INL	-1	-	1	LSB
(Guaranteed monotonic)	DNL	0	-	1	LSB
Offset		-1	-	1	LSB
Gain error		-0.8	-	0.8	%
Input bandwidth		-	100	-	kHz
Conversion time	Conversion time		1.69	2.75	μs
Sample rate <sup>(b)</sup>		-	-	700	Samples/s

(a) LSB size = VDD\_AUX/1023

<sup>(b)</sup> The auxiliary ADC is accessed through a VM function. The sample rate given is achieved as part of this function.

## 12.3.11 Auxiliary DAC

Auxiliary DAC	Min	Тур	Max	Unit
Resolution	-	-	10	Bits
Supply voltage, VDD_AUX	1.30	1.35	1.40	V
Output voltage range	0	-	VDD_AUX	V
Full-scale output voltage	1.30	1.35	1.40	V
LSB size	0	1.32	2.64	mV
Offset	-1.32	0	1.32	mV
Integral non-linearity	-1	0	1	LSB
Settling time <sup>(a)</sup>	-	_	250	ns

<sup>(a)</sup> The settling time does not include any capacitive load

#### Important Note:

Access to the auxiliary DAC is firmware-dependent. For more information about its availability, contact CSR.



#### 12.4 **ESD** Protection

Apply ESD static handling precautions during manufacturing.

Table 12.1 shows the ESD handling maximum ratings.

Condition	Class	Max Rating
Human Body Model Contact Discharge per ANSI/ESDA/JEDEC JS-001	2	2 kV (all pins except CHG_EXT. CHG_EXT is rated at 1 kV)
Charged Device Model Contact Discharge per JEDEC/EIA JESD22-C101	III	500 V (all pins)
Table 12.1: ESD	Handling R	atings



# 13 Power Consumption

DUT Role	Connection		Packet Type	Packet Size	Average Current	Unit
N/A	Deep sleep	With UART host connection	-	-	54	μΑ
N/A	Page scan	Page = 1280 ms interval Window = 11.25 ms	-	-	230	μΑ
N/A	Inquiry and page scan	Inquiry = 1280 ms interval Page = 1280 ms interval Window = 11.25 ms	-	-	396	μΑ
Mono Output	t	:				
Slave	SCO	Sniff = 100 ms	HV3	30	11.1	mA
Slave	eSCO	Sniff = 100 ms	EV3	30	12.2	mA
Slave	eSCO	Sniff = 100 ms	2EV3	60	9.5	mA
Slave	SCO	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	HV3	30	12.5	mA
Slave	eSCO	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	2EV3	60	10.9	mA
Slave	eSCO	1-mic cVc hands-free: 16 kHz sampling Wideband	2EV3	60	12.9	mA
Master	sco	Sniff = 100 ms	HV3	30	11.3	mA
Master	eSCO	Sniff = 100 ms	EV3	30	11.7	mA
Master	eSCO	Sniff = 100 ms	2EV3	60	9.2	mA
Master	sco	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	HV3	30	12.7	mA
Master	eSCO	<ul> <li>1-mic cVc hands-free:</li> <li>8 kHz sampling</li> <li>Narrowband</li> </ul>	2EV3	60	10.7	mA
Master	eSCO	<ul><li>1-mic cVc hands-free:</li><li>16 kHz sampling</li><li>Wideband</li></ul>	2EV3	60	11.5	mA



DUT Role	Connection		Packet Type	Packet Size	Average Current	Unit
Stereo Outp	ut					
Slave	SCO	Sniff = 100 ms	HV3	30	12.5	mA
Slave	eSCO	Sniff = 100 ms	EV3	30	13.6	mA
Slave	eSCO	Sniff = 100 ms	2EV3	60	10.8	mA
Slave	SCO	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	HV3	30	14.1	mA
Slave	eSCO	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	2EV3	60	12.3	mA
Slave	eSCO	<ul><li>1-mic cVc hands-free:</li><li>16 kHz sampling</li><li>Wideband</li></ul>	2EV3	60	14.3	mA
Slave				-	14.2	mA
Slave			-	-	12.6	mA
Slave	ACL	Sniff = 500 ms	-	-	194	μA
Slave	ACL	Sniff = 1280 ms	-	-	122	μA
Master	sco	Sniff = 100 ms	HV3	30	12.7	mA
Master	eSCO	Sniff = 100 ms	EV3	30	13.1	mA
Master	eSCO	Sniff = 100 ms	2EV3	60	10.6	mA
Master	SCO	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	HV3	30	14.2	mA
Master	eSCO	<ul><li>1-mic cVc hands-free:</li><li>8 kHz sampling</li><li>Narrowband</li></ul>	2EV3	60	12.1	mA



DUT Role	Connection		Packet Type	Packet Size	Average Current	Unit
Master	eSCO	<ul><li>1-mic cVc hands-free:</li><li>16 kHz sampling</li><li>Wideband</li></ul>	2EV3	60	13.0	mA
Master	<ul> <li>A2DP Stereo streaming SBC high quality:</li> <li>Bit-Pool = 50, 16 blocks and 8 subbands</li> <li>48 kHz sampling</li> <li>No sniff</li> <li>White noise</li> </ul>		-	-	14.1	mA
Master	<ul> <li>A2DP Stereo streaming SBC low quality:</li> <li>Bit-Pool = 20, 16 blocks and 8 subbands</li> <li>48 kHz sampling</li> <li>No sniff</li> <li>White noise</li> </ul>		-		11.5	mA
Master	ACL	Sniff = 500 ms	-	-	170	μA
Master	ACL	Sniff = 1280 ms		-	115	μA
Bluetooth low	/ energy					
Master	Bluetooth low energy	Connected, 500 ms interval	-	-	134	μΑ
Slave	Bluetooth low energy	Connected, 500 ms interval	-	-	135	μΑ
N/A	Bluetooth low energy	Non-connectable, 1.28 s, 15 octet, 10 dBm, 3 channels	-	-	94	μΑ
N/A	Bluetooth low energy	Discoverable, 1.28 s, 15 octet, 10 dBm, 3 channels	-	-	97	μΑ
N/A	Bluetooth low energy	Connectable, 1.28 s, 15 octet, 10 dBm, 3 channels	-	-	101	μΑ
N/A	Bluetooth low energy	Scanning 1.28 s, 11.25 ms, single frequency	-	-	257	μΑ
N/A	Bluetooth low energy	<ul> <li>Simultaneous connections:</li> <li>BR/EDR to handset: sniff = 500 ms interval, 2 attempts</li> <li>BLE to remote control: 100 ms interval</li> </ul>	-	-	684	μΑ



#### Note:

Current consumption values are taken with:

- VBAT pin = 3.7 V
- RF TX power set to 0 dBm
- No RF retransmissions in case of eSCO
- Microphones and speakers disconnected
- Audio gateway transmits silence when SCO/eSCO channel is open
- LEDs disconnected
- AFH classification master disabled

These values exclude SPI Flash device current.



# 14 CSR Green Semiconductor Products and RoHS Compliance

CSR confirms that CSR Green semiconductor products comply with the following regulatory requirements:

- Restriction of Hazardous Substances directive guidelines in the EU RoHS Directive 2011/65/EU<sup>1</sup>.
- EU REACH, Regulation (EC) No 1907/2006<sup>1</sup>:
  - List of substances subject to authorisation (Annex XIV)
  - Restrictions on the manufacture, placing on the market and use of certain dangerous substances, preparations and articles (Annex XVII). This Annex now includes requirements that were contained within EU Directive, 76/769/EEC. There are many substance restrictions within this Annex, including, but not limited to, the control of use of Perfluorooctane sulfonates (PFOS).
  - When requested by customers, notification of substances identified on the Candidate List as Substances of Very High Concern (SVHC)<sup>1</sup>.
- POP regulation (EC) No 850/2004<sup>1</sup>
- EU Packaging and Packaging Waste, Directive 94/62/EC<sup>1</sup>
- Montreal Protocol on substances that deplete the ozone layer.
- Conflict minerals, Section 1502, Dodd-Frank Wall Street Reform and Consumer Protection act, which affects columbite-tantalite (coltan / tantalum), cassiterite (tin), gold, wolframite (tungsten) or their derivatives. CSR is a fabless semiconductor company: all manufacturing is performed by key suppliers. CSR have mandated that the suppliers shall not use materials that are sourced from "conflict zone mines" but understand that this requires accurate data from the EICC programme. CSR shall provide a complete EICC / GeSI template upon request.

CSR has defined the "CSR Green" standard based on current regulatory and customer requirements including free from bromine, chlorine and antimony trioxide.

Products and shipment packaging are marked and labelled with applicable environmental marking symbols in accordance with relevant regulatory requirements.

This identifies the main environmental compliance regulatory restrictions CSR specify. For more information on the full "CSR Green" standard, contact product.compliance@csr.com.

<sup>&</sup>lt;sup>1</sup> Including applicable amendments to EU law which are published in the EU Official Journal, or SVHC Candidate List updates published by the European Chemicals Agency (ECHA).



# 15 Software

CSRA64215 QFN:

- Includes integrated Bluetooth v4.2 specification qualified HCI stack firmware
- Includes aptX and aptX-LL decoder support (along with AAC and SBC)
- Includes integrated CSRA64215 Stereo ROM Solution with aptX, with 8<sup>th</sup> generation 1-mic cVc hands-free audio enhancements and a configurable EQ
- Can be shipped with CSR's CSRA64215 stereo ROM solution with aptX development kit for CSRA64215 QFN, order code DK-64215-10258-1A

The CSRA64215 QFN software architecture enables Bluetooth processing and the application program to run on the internal RISC MCU and the audio enhancements on the Kalimba DSP.

## 15.1 CSRA64215 Stereo ROM Solution with aptX

The CSRA64215 stereo ROM solution with aptX software supports:

- 8<sup>th</sup> generation 1-mic cVc hands-free audio enhancements
- WNR
- PLC / BEC
- mSBC wideband speech codec
- A2DP v1.3
- HFP v1.6 and HSP v1.2
- SCMS-T
- Bluetooth v4.2 specification is supported in the ROM software
- Secure simple pairing
- Proximity pairing (device-initiated pairing) for greatly simplifying the out-of-box pairing process
- For connection to more than 1 mobile phone, Advanced Multipoint is supported. This enables a user to take calls from a work and personal phone or a work phone and a VoIP dongle for Skype users. This has minimal impact on power consumption and is easy to configure.
- Most of the CSRA64215 stereo ROM solution with aptX ROM software features are configured on the CSRA64215 QFN using the CSRA64xxx ROM Series Configuration Tool. The tool reads and writes device configurations directly to the serial flash or alternatively to a PSR file. Configurable device features include:
  - Bluetooth v4.2 specification features
  - Reconnection policies, e.g. reconnect on power-on
  - Audio features, including default volumes
  - Button events: configuring button presses and durations for certain events, e.g. double press on PIO[1] for last number redial
  - LED indications for states, e.g. device connected, and events, e.g. power on
  - Indication tones for events and ringtones
  - HFP v1.6 supported features
  - Battery divider ratios and thresholds, e.g. thresholds for battery low indication, full battery etc.
  - Advanced Multipoint settings
  - User configurable EQ for music playback (rock, pop, classical, jazz, dance etc)
  - Manufacturer configurable Speaker EQ with 10 stages
  - aptX, aptX Low Latency, AAC and SBC
- TrueWireless Stereo (TWS)
- Stereo widening (S3D)
- MeloD Expansion 3D stereo widening and phase shifting effect
- Volume Boost

- USB audio mode for streaming high-quality music from a PC whilst charging, enables the device to:
  - Play back high-quality stereo music, e.g. iTunes
  - Use bidirectional audio in conversation mode, e.g. for Skype
- Wired audio mode for pendant-style devices supports music playback using a line-in jack. Enables non Bluetooth operation in low battery modes or when using the device in an airplane-mode.
- Support for smartphone applications (apps)
- The CSRA64215 stereo ROM solution with aptX has undergone extensive interoperability testing to ensure it works with the majority of phones on the market

CSRA64215 QFN



#### 15.1.1 Advanced Multipoint Support

Advanced Multipoint enables the connection of 2 devices to a CSRA64215 QFN device at the same time, examples include:

- 2 phones connected to a CSRA64215 QFN device
- Phone and a VoIP dongle connected to a CSRA64215 QFN device
- Phone and tablet

The CSRA64215 stereo ROM solution with aptX:

- Supports up to 2 simultaneous connections (either HFP or HSP)
- Enables multiple-call handling from both devices at the same time
- Treats all device buttons:
  - During a call from one device, as if there is 1 device connected
  - During multiple calls (1 on each device), as if there is a single AG with multiple calls in progress (threeway calling)
  - During multiple calls (more than 1 on each device), as if there are multiple calls on a single device enabling the user to switch between the active and held calls

#### 15.1.2 A2DP Multipoint Support

A2DP Multipoint support enables the connection of 2 A2DP source devices to CSRA64215 QFN at the same time, examples include:

- 2 A2DP-capable phones connected to a CSRA64215 QFN device
- A2DP-capable phone and an A2DP-only source device, e.g. a PC or an iPod touch

The CSRA64215 stereo ROM solution with aptX enables:

- Music streaming from either of the connected A2DP source devices where the music player is controlled on the source device
- Advanced HFP Multipoint functions to interrupt music streaming for calls, and resume music streaming on the completion of the calls
- AVRCP v1.6 connections to both connected devices, enabling the device to remotely control the primary device, i.e. the device currently streaming audio

#### 15.1.3 Wired Audio Mode

CSRA64215 QFN supports a wired audio mode for playing music over a wired connection.

If CSRA64215 QFN is powered, the audio path is routed through CSRA64215 QFN, including via the DSP, this enables the CSRA64215 QFN to:

- Mix audio sources, e.g. tones and programmable audio prompts
- Control the volume of the audio, i.e. volume up and volume down
- Utilise the 10-band Speaker EQ

In wired audio mode, if required, the CSRA64215 QFN is still available for Bluetooth audio. This enables seamless transition from wired audio mode to Bluetooth audio mode and back again. This transition is configurable to occur automatically as the battery voltage of the device reduces to a point at which Bluetooth audio is no longer possible.

The carrier board features a stereo line-in with detect.

#### 15.1.4 USB Modes Including USB Audio Mode

CSRA64215 QFN supports a variety of USB modes which enables the USB interface to extend the functionality of a CSRA64215 QFN based stereo device.

CSRA64215 QFN supports:

- USB charger enumeration
- USB soundcard enumeration (USB audio mode)
- USB mass storage enumeration

USB audio mode enables the device to enumerate as a soundcard while charging from a USB master device, e.g. a PC. In this mode, the device enumerates as either a stereo music soundcard (for high quality music playback) or a bidirectional voice quality soundcard. This enables the device for either listening to music streaming from the USB host device or for voice applications, e.g. Skype.



The USB audio mode operates at the same time as the wired audio mode and the USB audio interrupts the wired audio mode if USB audio is attached. This enables a device to have both wired audio and USB modes connected at the same time.

In USB audio mode, if required, the device is still available for Bluetooth audio.

#### 15.1.5 Smartphone Applications (Apps)

CSRA64215 QFN includes CSR's proprietary mechanism for communicating with smartphone apps, it enables full UI control of the device from within the application running on a smartphone, e.g. Google Android OS-based handset. For more information on this feature contact CSR.

#### 15.1.6 Programmable Audio Prompts


The CSRA64215 QFN enables a user to configure and load pre-programmed audio prompts from an external SPI flash.

The programmable audio prompts provide a mechanism for higher-quality audio indications to replace standard tone indications. A programmable audio prompt is assigned to any user event in place of a standard tone.

Programmable audio prompts contain either voice prompts to indicate that events have occurred or provide user-defined higher quality ring tones/indications, e.g. custom power on/off tones. The CSRA64215 QFN supports multiple languages for audio prompts.

The CSRA64xxx ROM Series Configuration Tool can generate the content for the programmable audio prompts from standard WAV audio files. The tool also enables the user to configure which prompts are assigned to which user events.

Figure 15.1 shows the SPI flash interface.



#### Figure 15.1: Programmable Audio Prompts in External SPI Flash

#### 15.1.7 CSR's Intelligent Power Management

IPM extends the available talk time of a CSRA64215 QFN-based device, by automatically reducing the audio processing performed by cVc at a series of low battery capacity thresholds.

Configurable IPM features include:

- IPM enable/disable
- The battery capacity that engages IPM
- A user-action to enable or disable the IPM

If engaged, cVc processing reduces automatically on reaching the preset battery capacity. Once the audio is terminated, the DSP shuts down to achieve maximum power savings before the next call.

IPM resets when recharging the device. The talk time extension depends on:

- The battery size
- The battery condition
- The threshold capacity configured for the IPM to engage

3-TW-0014414.1.1



### 15.1.8 Proximity Pairing

Proximity pairing is device-initiated pairing and it simplifies the out-of-box pairing process. Proximity pairing enables the device to find the closest discoverable phone. The device then initiates the pairing activity and the user simply has to accept the incoming pairing invitation on the phone.

This means that the phone-user does not have to hunt through phone menus to pair with the new device.

Depending on the phone UI:

- For a Bluetooth v2.0 phone the device pairing is with a PIN code
- For a Bluetooth v2.1 (or above) phone the device pairing is without a PIN code

Proximity pairing is based on finding and pairing with the closest phone. To do this, the device finds the loudest phone by carrying out RSSI power threshold measurements. The loudest phone is the one with the largest RSSI power threshold measurement, and it is defined as the closest device. The device then attempts to pair with and connect to this device.

Proximity pairing is configurable using the CSRA64xxx ROM Series Configuration Tool available from www.csrsupport.com.

#### 15.1.9 Proximity Connection

Proximity connection is an extension to proximity pairing. It enables the device-user to take advantage of the proximity of devices each time the device powers up and not just during a first time pairing event.

Proximity connection enables a user with multiple handsets to easily connect to the closest discoverable phone by comparing the proximity of devices to the device at power-on to the list of previously paired devices.

Proximity connection speeds up the device connection process. It requires the device to initiate a SLC connection to the nearest device first and combines this with the device's storage of the last 8 paired/connected devices. Using proximity connection means functions operate equally well for the most or least recently paired or connected device.

### 15.2 8<sup>th</sup> Generation 1-mic cVc ENR Technology for Hands-free and Audio Enhancements

1-mic cVc hands-free full-duplex voice processing software is a fully integrated and highly optimised set of DSP algorithms developed to ensure easy design and build of hands-free products.

cVc enables greater acoustic design flexibility for a wide variety of environments and configurations as a result of sophisticated noise and echo suppression technology. cVc reduces the affects of noise on both sides of the conversation and smartly adjusts the receive volume levels and dynamically frequency shapes the voice to achieve optimal intelligibility and comfort for the hands-free user.

The 8<sup>th</sup> generation cVc features include:

- Full-duplex AEC
- Bit error and packet loss concealment
- Transmit and receive noise suppression including WNR
- Transmit and receive Parametric Equalisation
- Transmit and receive AGC
- Noise dependent volume control
- Receive frequency enhanced speech intelligibility using adaptive equaliser
- Narrowband, wideband and frequency expansion operations

1-mic cVc hands-free includes a tuning tool enabling the developer to easily adapt cVc with different audio configurations and tuning parameters. The tool provides real-time system statistics with immediate feedback enabling designers to quickly investigate the effect of changes.

Figure 15.2 shows the functional block diagram of CSR's proprietary 1-mic cVc hands-free DSP solution.






Figure 15.2: 1-mic cVc Hands-free Block Diagram

Section 15.2.1 to Section 15.2.13 describe the audio processing functions provided within cVc.

#### 15.2.1 Acoustic Echo Cancellation

The AEC includes:

- A referenced sub-band adaptive linear filter that models the acoustic path from the receive reference point to the microphone input
- A non-linear processing function that applies narrowband and wideband attenuation adaptively as a result of residual echo present after the linear filter.

#### 15.2.2 Noise Suppression with Wind Noise Reduction

The signal-channel noise suppression block is implemented in both signal paths. They are completely independent and individually tuned. Noise suppression is a sub-band stationary / quasi-stationary noise suppression algorithm that uses the temporal characteristics of speech and noise to remove the noise from the composite signal while maximising speech quality. The current implementation can improve the SNR by up to 20 dB.

In the transmit path, noise suppression aggressiveness is typically 95% improving SNR by 15 to 19 dB to compensate for the upstream processing and to maintain superior voice quality, while the Rx is typically tuned down to 80% improving SNR by 8 to 12 dB because of the cellular network processing. The user can parametrically adjust these default settings.

The noise suppression block contains a WNR feature (send path only). The WNR removes unwanted noise during a hands-free conversation, cleaning the audio for the far-end listener. It detects and tackle winds of various intensities and durations. Once the wind is detected, a good balance between voice quality and WNR is achieved.

#### 15.2.3 Non-linear Processing

The non-linear processing module detects the presence of echo after the primary sub-band linear filter and adaptively applies attenuation at frequencies where echo is identified. It is used to minimise echo due to non-linearity caused by the system, for example, from the loudspeaker, microphone, amplifiers or electronics. CSR recommends minimal use of non-linear processing due to the inherent distortion that it introduces.

### 15.2.4 Howling Control

The Howling Control is a programmable coupling threshold that when triggered applies attenuation to the send path. This control enables cVc to operate in car-to-car calls without experiencing echo events during very high volume situations.

#### 15.2.5 Comfort Noise Generator

The CNG:

- Creates a spectrally and temporally consistent noise floor for the far-end listener.
- Adaptively inserts noise modelled from the noise present at the microphone into gaps introduced when the non-linear processing of the AEC applies attenuation. The noise level applied is user-controllable.
- Allows selectable coloured noise.



## 15.2.6 Equalisation

The equalisation filters:

- Are independent in the send and receive signal channels
- Are independently enabled
- Are configurable to achieve the required frequency response
- Each channel comprises of 5 stages of cascaded 2<sup>nd</sup> order IIR filters
- Compensate for the frequency response of transducers in the system, i.e. the microphone and loud speaker

## 15.2.7 Automatic Gain Control

The AGC block attempts to:

- Normalise the amplitude of the incoming audio signal to a desired range to increase perceived loudness
- Reduce distortion due to clipping
- Reduce amplitude variance observed from different users, phones and networks

Maintaining a consistent long-term loudness for the speech ensures it is more easily heard by the listener and it also provides the subsequent processing block a larger amplitude signal to process. The behaviour of the AGC differs from a dynamic range audio compressor. The convergence time for the AGC is much slower to reduce the non-linear distortion.

### 15.2.8 Packet Loss Concealment

Bit errors and packet loss can occur in the Bluetooth transmission due to a variety of reasons, e.g. Wi-Fi interference or RF signal degradation due to distance or physical objects. As a result of these errors, the user hears glitches referred to as *pops* and *clicks* in the audio stream. The PLC block improves the receive path audio quality in the presence of bit and packet errors within the Bluetooth link by using a variety of techniques such as pitch-based waveform substitution.

The PLC tries to re-synthesise the lost packet from the history buffer with the same pitch period. The PLC uses a highly efficient 3-phase pitch estimator and performs cross-fading at the concatenation boundaries, i.e. the PLC attempts to clean up the audio signal by removing the *pops* and *clicks* and smoothing out gaps. This improves the audio quality for the user and the improved signal enables proceeding processing blocks to perform better.

The PLC significantly improves dealing with bit errors, using the BFI output from the firmware. The DSP calculates an average BER and selectively applies the PLC to the incoming data. This optimises audio quality for a variety of bit errors and packet loss conditions. The PLC is enabled in all modes.

#### Note:

The PLC is enabled in all modes, HFK (full processing), pass-through and loopback by default.

#### 15.2.9 Adaptive Equalisation

The adaptive equalisation block improves the intelligibility of the receive path voice signal in the presence of near end noise by altering the spectral shape of the receive path signal while maintaining the overall power level. It has been empirically observed that consonants, which are dominantly high-frequency based and much lower in amplitude than vowels, significantly contribute to the intelligibility of the voice signal. In the presence of noise, the lower amplitude consonants are masked by this noise. Therefore, by increasing the frequency of components that contribute to the consonants while in the presence of noise, the intelligibility can be improved. To maintain a consistent amplitude level, the adaptive equalisation block adaptively increases the high frequencies relative to the middle frequencies and also reduces the low frequencies accordingly. The adaptive equaliser also has the capability to compensate for variations in voice transmission channels, which include far-end devices and telecommunication channels.

The Frequency Emphasis feature can be used with any standard narrow band call, when the DAC is operating at a sample rate of 8 kHz. To complement the AEQ, High Frequency Emphasis can be added to improve the intelligibility of the far-end caller. The emphasis feature repairs frequencies (3469 Hz to 4000 Hz) that were lost due to the filters of the cellular network and Bluetooth link. Information contained in the original speech from 281 Hz to 3469 Hz is used to reconstruct the lost high frequency content.



The Frequency Expansion feature can be used with any standard narrow band call, but a special mode is invoked when the DAC operates at a sample rate of 16 kHz. The frequency expansion allows users to add in frequencies far beyond the band limits caused by the cellular network and Bluetooth link. These expansion frequencies are added between 3469 Hz and 6156 Hz. As in frequency emphasis, it uses the information contained in the original speech from 281 Hz to 3469 Hz to reconstruct the lost high frequency content.

#### 15.2.10 Auxiliary Stream Mix

The auxiliary stream mixer enables the system to seamlessly mix audio signals such as tones, beeps and voice prompts with the incoming SCO stream. This avoids any interruption to the SCO stream and as a result prevents any speech from being lost.

#### 15.2.11 Clipper

The clipper block intentionally distorts or *clips* the receive signal prior to the reference input of the AEC to more accurately model the behaviour of the post reference input blocks such as the DAC, power amplifier and the loudspeaker. The AEC attempts to correlate the signal received at the reference input and the microphone input. Any non-linearities introduced that are not accounted for after the reference input significantly degrade the AEC performance. This processing block can significantly improve the echo performance in cheap non-linear system designs.

#### 15.2.12 Noise Dependent Volume Control

The NDVC block improves the intelligibility of the receive path signal by increasing the analogue DAC gain value based on the send noise estimate from the send path noise suppression block. As the send noise estimate increases, the NDVC algorithm increases the analogue DAC gain value. The NDVC uses hysteresis to minimise the artefacts generated by rapidly adjusting the DAC gain due to the fluctuation in the environmental noise.

#### 15.2.13 Input Output Gains

Fixed gain controls are provided at the input to the cVc system. The mic gain is used set the ADC level so that proper levels can be set according to hardware constraints, industry standards and the digital resolution of the DSP fixed point processor. The speake gain represents the output DAC which drive the speaker. The DAC level varies under software control for events such as the Bluetooth volume, NDVC, tone mixing and other volume based activities.

#### 15.3 Music Enhancements

#### 15.3.1 Audio Decoders

CSRA64215 QFN supports:

- aptX decoder
- SBC
- AAC
- Jitter handling and high quality sample rate matching
- Low power consumption

#### 15.3.2 aptX Decoder

The aptX audio decoder is available for high-quality stereo audio over Bluetooth. When incorporated in Bluetooth A2DP stereo products, aptX audio coding delivers full *wired* audio quality. The aptX audio codec source material is delivered transparently over the Bluetooth link, whether it is stored uncompressed or in an alternative compression (AAC, FLAC) format.

Target applications for the aptX decoder include:

- Bluetooth stereo headphones / headsets
- Bluetooth automotive audio
- Bluetooth stereo speakers

Benefits of the aptX decoder include:

- Outstanding Bluetooth Stereo audio quality
- Faithful reproduction of full audio bandwidth
- Minimisation of 'lip-sync' issues via low-delay audio decoding techniques



- Non-destructive transcoding from other standard coded audio formats
- Low code memory and data memory requirements
- A2DP-compliant negotiation back to the SBC decoder when connecting with legacy audio sources


Key features of the aptX decoder include:

- Multiple audio sample rate support, including  $F_s$  = 44.1 kHz and  $F_s$  = 48 kHz
- Conveyance of CD-quality audio (16-bit and F<sub>s</sub> = 44.1 kHz) over Bluetooth at a data rate of 352 kbps
- Frequency response maintained from 10 Hz to 22 kHz for F<sub>s</sub> = 48 kHz
- Algorithmic delay less than 1.89 ms for F<sub>s</sub> = 48 kHz
- Dynamic range for 16-bit audio in excess of 92 dB

#### 15.3.3 Configurable EQ

CSRA64215 QFN has 2 forms of EQ:

- User configurable EQ: Made up of up to 6 banks of 5 stages. Contains tiering for multiple customer presets, e.g. user, rock, pop, classical, jazz, etc. This enables the device user to select between the EQ bank presets through button presses.
- Manufacturer configurable speaker EQ: Made up of 1 bank of 0 to 10 stages. Contains an easy to use GUI, with drag points, see Figure 15.3.



#### Figure 15.3: Configurable EQ GUI with Drag Points

#### 15.3.4 Stereo Widening (S3D)

The stereo widening feature on CSRA64215 QFN:

- Simulates loudspeaker listening to provide 3D listening experience
- Is highly optimised at <1 MIPS of the Kalimba DSP</p>
  - Reduces listener fatigue for headphone listening

#### 15.3.5 Volume Boost

The volume boost feature on the CSRA64215 QFN is a dynamic range compander and provides:

- Additional loudness without clipping
- Multi-stage compression and expansion
- Processing modules for dynamic bass boost
- Includes new optional volume control hard limiter
- Louder audio output without distortion
- Easy to use GUI, with drag points, see Figure 15.4








Figure 15.4: Volume Boost GUI with Drag Points

### 15.4 CSRA64215 Stereo ROM Solution with aptX Development Kit

CSR's audio development kit for the CSRA64215 QFN, order code DK-64215-10258-1A, includes a CSRA64215 stereo ROM solution with aptX demonstrator board and necessary interface adapters and cables are available. In conjunction with the CSRA64xxx ROM Series Configuration Tool and other supporting utilities the development kit provides the best environment for designing audio solutions with the CSRA64215 QFN.

#### Important Note:

The CSRA64215 Stereo ROM Solution with aptX audio development kit is subject to change and updates, for upto-date information see www.csrsupport.com.

5




# 16 Tape and Reel Information

For tape and reel packing and labelling see IC Packing and Labelling Specification.


## 16.1 Tape Orientation

Figure 16.1 shows the CSRA64215 QFN packing tape orientation.





## 16.2 Tape Dimensions





## 16.3 Reel Information




Figure 16.2: Reel Dimensions

Package Type	Nominal Hub Width (Tape Width)	а	b	W1	W2 Max	Units
8 x 8 x 0.9 mm QFN	16	4.5	98.0	16.4 (3.0/-0.2)	19.1	mm

# 16.4 Moisture Sensitivity Level

CSRA64215 QFN is qualified to moisture sensitivity level MSL3 in accordance with JEDEC J-STD-020.



# 17 Document References

Document	Reference, Date
BlueCore Audio API Specification	CS-209064-SP
BlueTest User Guide	CS-102736-UG
Bluetooth and USB Design Considerations	CS-101412-AN
Core Specification of the Bluetooth System	Bluetooth Specification Version 4.2, 02 December 2014
CSRA64215 QFN Performance Specification	CS-324048-SP
CSRA64xxx A11 Firmware Release Note	CS-329926-RN
ESDA/JEDEC Joint Standard For Electrostatic Discharge Sensitivity Testing Human Body Model (HBM) - Component Level	ANSI/ESDA/JEDEC JS-001-201
Field-Induced Charged-Device Model Test Method for Electrostatic- Discharge-Withstand Thresholds of Microelectronic Components	JESD22-C101E
IC Packing and Labelling Specification	CS-112584-SP
IEC 61000-4-2 Electromagnetic compatibility (EMC) – Part 4-2: Testing and measurement techniques – Electrostatic discharge immunity test	IEC 61000-4-2, Edition 2.0, 2008-12
Kalimba Architecture 3 DSP User Guide	CS-202067-UG
Lithium Polymer Battery Charger Calibration and Operation for CSR8670	CS-204572-AN
Moisture / Reflow Sensitivity Classification for Nonhermitic Solid State Surface Mount Devices	IPC / JEDEC J-STD-020
<i>Optimising BlueCore5-Multimedia ADC Performance Application Note</i>	CS-120059-AN
Typical Solder Reflow Profile for Lead-free Device	CS-116434-AN
Universal Serial Bus Specification	v2.0, 27 April 2000
USB Battery Charging Specification	v1.2 December 7 <sup>th</sup> 2010, also errata and ECNs through March 15 <sup>th</sup> 2012



# **Terms and Definitions**

Term	Definition	
3G	3 <sup>rd</sup> Generation of mobile communications technology	
8DPSK	8-phase Differential Phase Shift Keying	
π/4 DQPSK	π/4 rotated Differential Quaternary Phase Shift Keying	
µ-law	Audio companding standard (G.711)	
A-law	Audio companding standard (G.711)	
A2DP	Advanced Audio Distribution Profile	
AAC	Advanced Audio Coding	
AC	Alternating Current	
ACL	Asynchronous Connection-oriented Logical (Transport)	
ADC	Analogue to Digital Converter	
AEC	Acoustic Echo Cancellation	
AEQ	Adaptive EQualiser	
AFH	Adaptive Frequency Hopping	
AG	Audio Gateway	
AGC	Automatic Gain Control	
AIO	Analogue Input/Output	
ALU	Arithmetic Logic Unit	
API	Application Programming Interface	
AUX	Auxiliary	
AVRCP	Audio/Video Remote Control Profile	
BCCMD	BlueCore CoMmanD	
BCSP	BlueCore Serial Protocol	
BDR	Basic Data Rate	
BEC	Bit Error Concealment	
BER	Bit Error Rate	
BFI	Bad Frame Indicator	
BIST	Built-In Self-Test	
BlueCore®	Group term for CSR's range of Bluetooth wireless technology ICs	
Bluetooth®	Set of technologies providing audio and data transfer over short-range radio connections	
CNG	Comfort Noise Generation	
codec	Coder decoder	

Term	Definition		
CRC	Cyclic Redundancy Check		
CSR	Cambridge Silicon Radio		
CTS	Clear To Send		
cVc	Clear Voice Capture		
CVSD	Continuously Variable Slope Delta Modulation		
DAC	Digital to Analogue Converter		
DC	Direct Current		
DDS	Direct Digital Synthesis		
DI	Device Id profile		
DMA	Direct Memory Access		
DNL	Differential Non Linearity (ADC accuracy parameter)		
DSP	Digital Signal Processor (or Processing)		
DUT	Device Under Test		
e.g.	exempli gratia, for example		
EIA	Electronic Industries Alliance		
EMC	ElectroMagnetic Compatibility		
EQ	EQualiser		
eSCO	extended SCO		
ESD	Electrostatic Discharge		
ESR	Equivalent Series Resistance		
etc	et cetera, and the rest, and so forth		
FIR	Finite Impulse Response (filter)		
FSK	Frequency Shift Keying		
G.722	An ITU-T standard wideband speech codec operating at 48, 56 and 64 kbps		
GCI	General Circuit Interface		
GSM	Global System for Mobile communications		
GUI	Graphical User Interface		
H4DS	H4 Deep Sleep		
НВМ	Human Body Model		
HCI	Host Controller Interface		
HFP	Hands-Free Profile		
HSP	HeadSet Profile		
I²C	Inter-Integrated Circuit Interface		

Term	Definition	
I²S	Inter-Integrated Circuit Sound	
i.e.	<i>Id est</i> , that is	
I/O	Input/Output	
IC	Integrated Circuit	
IEEE	Institute of Electronic and Electrical Engineers	
IF	Intermediate Frequency	
IIR	Infinite Impulse Response (filter)	
INL	Integral Non-Linearity (ADC accuracy parameter)	
IPC	See www.ipc.org	
IPM	Intelligent Power Management	
IQ	In-Phase and Quadrature	
ISDN	Integrated Services Digital Network	
JEDEC	Joint Electron Device Engineering Council (now the JEDEC Solid State Technology Association)	
Kalimba	An open platform DSP co-processor, enabling support of enhanced audio applications, such as echo and noise suppression and file compression / decompression	
LC	An inductor (L) and capacitor (C) network	
LDO	Low (voltage) Drop-Out	
LED	Light-Emitting Diode	
LM	Link Manager	
LNA	Low Noise Amplifier	
LSB	Least Significant Bit (or Byte)	
MAC	Multiplier and ACcumulator	
Mb	Megabit	
МСИ	MicroController Unit	
MIPS	Million Instructions Per Second	
MISO	Master In Slave Out	
MLC	MultiLayer Ceramic	
мми	Memory Management Unit	
mSBC	modified Sub-Band Coding	
N/A	Not Applicable	
NDVC	Noise Dependent Volume Control	
NSMD	Non-Solder Mask Defined	
PA	Power Amplifier	
PC	Personal Computer	

Term	Definition	
РСВ	Printed Circuit Board	
PCM	Pulse Code Modulation	
PIN	Personal Identification Number	
PIO	Programmable Input/Output, also known as general purpose I/O	
PLC	Packet Loss Concealment	
plc	public limited company	
PM	Physical Memory	
ppm	parts per million	
PS Key	Persistent Store Key	
PWM	Pulse Width Modulation	
QFN	Quad-Flat No-lead	
RAM	Random Access Memory	
RC	A Resistor and Capacitor network	
RF	Radio Frequency	
RGB	Red Green Blue	
RISC	Reduced Instruction Set Computer	
RoHS	Restriction of Hazardous Substances in Electrical and Electronic Equipment Directive (2002/95/ EC)	
ROM	Read Only Memory	
RS-232	Recommended Standard-232, a TIA/EIA standard for serial transmission between computers and peripheral devices (modem, mouse, etc.)	
RSSI	Received Signal Strength Indication	
RST	ReSeT	
RTS	Request To Send	
RX	Receive or Receiver	
SBC	Sub-Band Coding	
SCL	Serial Clock Line	
SCMS	Serial Copy Management System (SCMS-T). A content protection scheme for secure transport and use of compressed digital music	
SCO	Synchronous Connection-Oriented	
SDA	Serial DAta (line)	
SIG	(Bluetooth) Special Interest Group	
SLC	Service Level Connection	
SMPS	Switch-Mode Power Supply	
SNR	Signal-to-Noise Ratio	

Term	Definition
SPDIF	Sony/Philips Digital InterFace (also IEC 958 type II, part of IEC-60958). An interface designed to transfer stereo digital audio signals between various devices and stereo components with minimal loss.
SPI	Serial Peripheral Interface
SQIF	Serial Quad I/O Flash (interface)
TBD	To Be Defined
тсхо	Temperature Compensated crystal Oscillator
THD+N	Total Harmonic Distortion and Noise
ТХ	Transmit or Transmitter
UART	Universal Asynchronous Receiver Transmitter
UI	User Interface
USB	Universal Serial Bus
VCO	Voltage Controlled Oscillator
VM	Virtual Machine
VoIP	Voice over Internet Protocol
W-CDMA	Wideband Code Division Multiple Access
Wi-Fi <sup>®</sup>	Wireless Fidelity (IEEE 802.11 wireless networking)
WNR	Wind Noise Reduction
XTAL	Crystal

CSRA64215 QFN Data Sheet